Resistive Switching Memory Cell Diode Configuration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current non-volatile memory technologies, such as flash memory, face limitations in power consumption and operational speed, while resistive switching memory technologies like ReRAM and CBRAM offer lower power consumption and higher speeds but require efficient control mechanisms for reliable operation.
Innovation Solution
The development of a resistive switching memory device with a programmable impedance element, access transistor, and diode configuration that allows for controlled read, program, and erase operations by managing word line and diode states, enabling symmetric program and erase operations without the need for charge pumps.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by stationary object
If flash memory is used for non-volatile storage, then storage capacity is achieved, but power consumption is high and operation speed is slow
Solution Approach 1:
The patent changes the fundamental operating parameters of the memory device by using resistive switching mechanisms instead of charge trapping/detrapping. This enables lower power consumption through reduced write/erase voltages and achieves higher speeds through faster resistance switching, directly resolving the contradiction between power consumption and operation speed
2Use of energy by stationary object
If resistive switching memory is used to reduce power consumption and increase speed, then power efficiency improves, but control mechanisms become more complex
Solution Approach 1:
The patent introduces asymmetric diode connections in the memory cell structure to create different conduction paths for program and erase operations. This asymmetric design simplifies control by enabling natural current direction control during erase operations, reducing the need for complex external control circuitry while maintaining power efficiency
Solution Approach 2:
The diode acts as an intermediary element that mediates between the access transistor and the resistive switching element. It provides automatic current direction control during erase operations, simplifying the overall control mechanism while maintaining the power efficiency benefits of resistive switching memory
3Productivity
If high current is used during erase operations, then erase efficiency improves, but reverse program effects increase
Solution Approach 1:
The patent segments the current path by introducing diode connections that separate the erase current path from the program current path. This segmentation allows high current to flow during erase operations through the diode's forward bias path, while preventing the same current from causing reverse program effects by blocking it through the diode's reverse bias characteristics
Solution Approach 2:
The patent converts the potentially harmful high current during erase operations into a beneficial effect by using the diode's rectifying properties. The high current is directed through the diode in a controlled manner, transforming what could be a source of reverse program effects into an efficient erase mechanism that actually improves reliability
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration enhances the efficiency and reliability of resistive switching memory devices by minimizing disturbance during read operations and allowing for high current paths during erase operations, reducing the risk of reverse program effects and improving device endurance.
Implementation Method 1
a diode having a cathode at the first diffusion region, and an anode at the third diffusion region, where the diode is turned on during an erase operation on the programmable impedance element
Implementation Method 2
resistive switching memory technologies that include resistive random-access memory (ReRAM) and conductive bridging RAM (CBRAM)
Data Source
AI summary
In one embodiment, a semiconductor memory device includes a plurality of resistive switching memory cells, where each resistive switching memory cell can include: (i) a programmable impedance element having an anode and a cathode; (ii) an access transistor having a drain coupled to a bit line, a source coupled to the programmable impedance element cathode, and a gate coupled to a word line; (iii) a well having a first diffusion region configured as the source, a second diffusion region configured as the drain, and a third diffusion region configured as a well contact; and (iv) a diode having a cathode at the second diffusion region, and an anode at the third diffusion region, where the diode is turned on during an erase operation on the programmable impedance element.