Quantum Circuit Simulation With Reusable Merged Matrices

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing quantum circuit simulators, including DD-based ones, require recalculation from scratch when even slight changes occur in quantum gate type or parameter, leading to increased simulation time.

Innovation Solution

A simulation program that merges quantum gates in both forward and backward directions, storing matrices, and reuses these matrices for simulating quantum circuits with unchanged gates, reducing the need for full recalculations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a quantum circuit simulator performs all calculations from the beginning when gate type or parameter changes, then the simulator handles all possible circuit variations correctly, but the simulation time increases significantly

Engineering Contradiction:
Improvecorrectness of simulationVSAvoidsimulation time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent segments the quantum circuit into multiple parts by calculating and storing intermediate matrix products at different stages. Instead of recalculating the entire circuit from scratch when a gate changes, the system reuses previously calculated matrix segments, thereby reducing simulation time while maintaining correctness.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent performs preliminary calculations by pre-computing and storing matrix products for different circuit configurations. When a gate type or parameter changes, these pre-calculated matrices are reused, eliminating the need to perform all calculations from the beginning and thus reducing simulation time.

Inventive Principle:
Principle #10Preliminary action

2Quantity of substance

If a DD-based quantum circuit simulator integrates multiple quantum gates into a single matrix, then the memory amount is reduced, but the simulator still needs to perform all calculations from the beginning when gate changes occur

Engineering Contradiction:
Improvememory amountVSAvoidsimulation time
Core Design Contradiction:
Quantity of substanceVSLoss of time

Solution Approach 1:

The patent segments the matrix integration process by calculating and storing intermediate matrix products at different stages of the quantum circuit. This allows the system to reuse these segmented matrices when gates change, reducing the need to recalculate everything from scratch while maintaining the memory efficiency of the DD-based approach.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent performs preliminary matrix calculations and stores them for later reuse. When gate types or parameters change, these pre-calculated matrices are retrieved and reused, eliminating redundant calculations and reducing simulation time while preserving the memory-saving benefits of integrating gates into matrices.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentEP4621662A1Simulation program, information processing device, and simulation method
Publication Date: 2025.09.24 FUJITSU LTD
  • EP4621662A1 patent drawingFigure 1
  • EP4621662A1 patent drawingFigure 2
  • EP4621662A1 patent drawingFigure 3

AI summary

A simulation program for causing a computer to execute: performing, in order from a gate in a first direction among gates in a first quantum circuit, a merging of each gate in the first direction to store first matrices obtained by the merging in the first direction; performing, in order from a gate in a second direction among the gates, a merging of each gate in the second direction to store second matrices obtained by the merging in the second direction; and performing simulation of a second quantum circuit by using the first or second matrices, for a second gate that is a gate in the second quantum circuit, has no difference from the first quantum circuit, and is arranged in the first or second direction than a first gate that is a gate in the second quantum circuit and has a difference from the first quantum circuit.