Reverse Wireless Synchronization for Timing Error Feedback

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Wireless networks face challenges in maintaining accurate time synchronization across components due to susceptibility to channel conditions, which is critical for time-sensitive applications.

Innovation Solution

Implement synchronization logic circuitry to manage time synchronization between a leader and followers using protocols like IEEE 802.1AS-2020, with mechanisms for forward and reverse synchronization to maintain synchronization error within acceptable limits.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If time synchronization is implemented over wireless medium, then time synchronization can be achieved across network components, but synchronization accuracy deteriorates due to channel conditions

Engineering Contradiction:
Improvetime synchronization reliabilityVSAvoidsynchronization accuracy
Core Design Contradiction:
ReliabilityVSMeasurement precision

Solution Approach 1:

The patent implements a feedback mechanism where the follower station measures synchronization error and communicates this information back to the leader station. The leader station uses this feedback to adjust its timing, thereby maintaining synchronization accuracy despite wireless channel variations. This closed-loop control system continuously monitors and corrects synchronization drift.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent performs preliminary synchronization measurements and error assessments before time-sensitive applications execute. By establishing baseline synchronization performance and pre-adjusting timing parameters, the system prepares the network to maintain accuracy even when channel conditions deteriorate during application execution.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If synchronization monitoring is implemented, then synchronization performance can be ensured, but system complexity increases

Engineering Contradiction:
Improvesynchronization performanceVSAvoidmonitoring system complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The follower station autonomously measures synchronization error using its local clock and the received timing information from the leader. This self-service approach eliminates the need for a centralized monitoring entity, as each station independently assesses and reports its synchronization status, simplifying the overall system architecture.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The timing measurement messages serve multiple functions: they convey synchronization timing information from the leader to the follower, enable the follower to calculate synchronization error, and provide feedback data for the leader to adjust its timing. This multi-functionality reduces the need for separate monitoring channels or dedicated control messages.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS12513637B2Methods and arrangements for reverse synchronization on a wireless medium
Publication Date: 2025.12.30 INTEL CORP
  • US12513637B2 patent drawing
  • US12513637B2 patent drawing
  • US12513637B2 patent drawing

AI summary

Logic to receive a first set of two or more timing management frames wherein one or more of the two or more timing management frames in the first set comprise a first adjusted follower clock value. Logic to calculate a second adjusted clock value. Logic to cause transmission of a second set of two or more timing management frames, wherein one or more of the two or more timing management frames in the second set comprise the second adjusted clock value. Logic to cause transmission of a first set of two or more acknowledgement frames. Logic to receive a second set of two or more acknowledgement frames. And logic to calculate a difference between the first adjusted follower clock value and the second adjusted clock value to determine a synchronization error, the synchronization error to represent a performance of the time synchronization.