Configurable RF Power Amplifier Biasing for Power-Efficient Output

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing radio frequency amplifiers face challenges in adjusting trade-offs between voltage gain, maximum output power, and efficiency to suit diverse application requirements.

Innovation Solution

A radio frequency power amplifier is designed with an n-type common-source and common-gate amplifier configuration, combined with p-type common-source and common-gate amplifiers, and an inductor with a center tap, allowing for high-power and low-power modes by adjusting bias voltages and impedance, enabling efficient power management.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If a radio frequency amplifier is designed for high-power mode, then maximum output power is improved, but energy consumption increases

Engineering Contradiction:
Improvemaximum output powerVSAvoidenergy consumption
Core Design Contradiction:
PowerVSUse of energy by moving object

Solution Approach 1:

The amplifier implements dynamic operation modes by switching between high-power and low-power configurations. The circuit can be configured to operate with all amplifiers active for high-power mode, or with selective amplifiers disabled for low-power mode, allowing the system to adapt its power consumption to the actual operational requirements.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The amplifier changes operational parameters by adjusting the bias voltages and impedance states of different amplifier stages. By modifying the bias voltage levels and impedance configurations, the circuit transitions between different power output levels and efficiency states, enabling flexible power management.

Inventive Principle:
Principle #35Parameter changes

2Power

If voltage gain is increased, then signal amplification is improved, but efficiency deteriorates

Engineering Contradiction:
Improvevoltage gainVSAvoidefficiency
Core Design Contradiction:
PowerVSLoss of energy

Solution Approach 1:

The amplifier is divided into multiple independent amplifier stages (first through fourth amplifiers) that can be selectively activated. Each stage contributes to the overall voltage gain, but can be independently controlled to optimize the balance between gain and efficiency based on the specific application requirements.

Inventive Principle:
Principle #1Segmentation

3Power

If the amplifier is configured for high-power mode, then maximum output power is improved, but device complexity increases

Engineering Contradiction:
Improvemaximum output powerVSAvoidcontrol complexity
Core Design Contradiction:
PowerVSDevice complexity

Solution Approach 1:

The amplifier circuit is designed with multi-functionality to handle both high-power and low-power modes within a single integrated circuit. The same hardware infrastructure supports multiple operational modes, reducing the need for separate circuits and simplifying the overall system architecture despite the enhanced capabilities.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS20260058618A1Configurable radio frequency amplifier
Publication Date: 2026.02.26 REALTEK SEMICON CORP
  • US20260058618A1 patent drawing
  • US20260058618A1 patent drawing
  • US20260058618A1 patent drawing

AI summary

A radio frequency power amplifier (RFA) including: an n-type common-source amplifier (NCSA) used to convert a first voltage signal into a first current signal; an n-type common-gate amplifier (NCGA) relaying the first current signal into a second current signal directed to an output node based on a first bias voltage; a p-type common-source amplifier (PCSA) powered by a first power supply to convert a second voltage signal into a third current signal; a p-type common-gate amplifier (PCGA) relaying the third current signal into a fourth current signal directed to the output node based on a second bias voltage; and an inductor attached to the output node and featuring a center tap, wherein while in a low-power mode, the second bias voltage is set to a level that turns off the PCGA, and the central node has a low impedance and a DC voltage determined by a second power supply.