RF Power Amplifier Stress Testing With Multi-Chip Signal Division

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current methods for testing the reliability of power amplifiers lack high throughput and accuracy, particularly in validating the RF reliability of multiple power amplifiers simultaneously under high output power conditions.

Innovation Solution

A multi-chip testing system comprising a signal generator and a dividing circuit that simultaneously applies RF stress to multiple power amplifiers, allowing for the measurement of output powers and power added efficiencies before and after the stress, enabling the characterization of device-level characteristics and improving testing efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If multiple power amplifiers are tested sequentially using conventional methods, then testing accuracy can be maintained, but testing throughput is low and time-consuming

Engineering Contradiction:
Improvetesting throughputVSAvoidtesting system complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The testing system divides the testing process into separate functional modules: a signal generator for creating test signals, a dividing circuit for distributing signals to multiple amplifiers, and individual measurement paths for each amplifier. This modular segmentation allows simultaneous testing of multiple amplifiers while maintaining manageable system complexity through standardized interface designs.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent combines multiple testing functions into a single integrated system where one signal generator and one dividing circuit serve multiple power amplifiers simultaneously. By merging the signal generation and distribution functions at the front end, the system achieves high throughput without proportionally increasing the number of independent test equipment pieces.

Inventive Principle:
Principle #5Merging (Combining)

2Measurement precision

If high output power is applied to power amplifiers during testing, then reliability validation accuracy is improved, but the risk of device damage and testing safety issues increases

Engineering Contradiction:
Improvereliability validation accuracyVSAvoiddevice damage risk
Core Design Contradiction:
Measurement precisionVSObject-affected harmful factors

Solution Approach 1:

The system performs preliminary low-power testing before applying high output power stress conditions. The dividing circuit initially distributes low-level test signals to characterize amplifier behavior under normal conditions, then progressively increases power levels for reliability validation. This staged approach allows accurate baseline characterization while minimizing the risk of sudden device failure under high stress.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The testing system incorporates measurement circuits that continuously monitor output power and amplifier performance parameters. This feedback mechanism allows the system to detect early signs of device stress or failure, automatically adjust power levels, or terminate tests before catastrophic damage occurs, thereby enabling high-power reliability testing while controlling device damage risk.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS11906598B2Power amplifiers testing system and related testing method
Publication Date: 2024.02.20 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US11906598B2 patent drawing
  • US11906598B2 patent drawing
  • US11906598B2 patent drawing

AI summary

A testing system includes: a dividing circuit configured to receive a testing signal and provide a plurality of input signals according to the testing signal; and a plurality of power-amplifier chips coupled to the dividing circuit, each of the plurality of power-amplifier chips being configured to be tested by receiving a respective input signal of the plurality of input signals and generating a respective output signal for a predetermined testing time.