Wafer-Level RF IC Antenna Die for D-Band Loss Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional antenna modules struggle to support higher frequency communications, such as D-band frequencies, due to limitations in forming smaller antenna elements and maintaining reduced clearance distances between antenna layers and RF ICs, leading to increased transmission losses and signal degradation.
Innovation Solution
The integration of an antenna substrate within a RF IC die, fabricated using wafer-level processes, allows for the formation of smaller antenna elements with smaller L/S metal patterns and reduced clearance distances, enabling efficient support of higher frequencies by reducing transmission losses and improving signal integrity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If antenna elements are made smaller to support higher frequencies, then frequency support capability is improved, but manufacturing precision requirements increase
Solution Approach 1:
The patent merges the antenna substrate fabrication with the RF IC die fabrication into a single wafer-level process. By integrating both components on the same wafer, the antenna elements and RF IC are manufactured simultaneously using the same advanced lithography tools, ensuring that smaller antenna elements for higher frequencies are produced with the required precision without needing separate, less precise packaging processes
Solution Approach 2:
The patent changes the fabrication scale from package-level to wafer-level, enabling the use of advanced process nodes (e.g., 110nm and below) that provide the necessary manufacturing precision for sub-100micron antenna elements required for D-band and higher frequency operations
2Loss of energy
If clearance distance between antenna layers and RF IC is reduced to minimize transmission losses, then signal transmission quality is improved, but device complexity increases
Solution Approach 1:
The patent combines the antenna substrate and RF IC into a single integrated die structure, eliminating the need for separate packaging and assembly steps. This integration naturally reduces the clearance distance between antenna layers and RF IC components to minimal distances achievable in a monolithic structure, thereby minimizing transmission losses while avoiding the complexity of precise assembly operations
Solution Approach 2:
The patent utilizes three-dimensional stacking within the wafer structure, placing antenna layers in vertical proximity to RF IC components. This spatial arrangement in the vertical dimension enables reduced clearance distances and improved signal coupling without increasing planar device footprint or assembly complexity
3Manufacturing precision
If wafer-level fabrication is used to form smaller antenna elements, then manufacturing precision is improved, but device complexity increases
Solution Approach 1:
The patent merges antenna substrate fabrication with RF IC fabrication into a unified wafer-level process flow. By combining both manufacturing sequences, the patent leverages the existing advanced CMOS or RF CMOS fabrication infrastructure to produce both components with high precision, avoiding the need for separate, specialized packaging processes
Solution Approach 2:
The patent employs universal wafer-level fabrication techniques (lithography, etching, deposition, CMP) that are already established for RF IC manufacturing. These multi-functional processes can simultaneously or sequentially create both the RF IC circuitry and the antenna metal patterns, achieving high precision for antenna elements while utilizing existing manufacturing capabilities
Data Source
AI summary
An antenna module as a radio-frequency (RF) integrated circuit (IC) semiconductor die (“die”) with an integrated antenna substrate. The die with the integrated antenna substrate can be provided as part of a single IC chip that is fabricated as part of a wafer-level fabrication process as an example. The antenna elements are formed in one more antenna layers as part of an antenna substrate. The antenna layers may be formed as re-distribution layers (RDLs) for example to support smaller line-spacing (LS) and/or smaller pitched metal interconnects for forming and interconnecting to smaller wavelength antenna elements for supporting higher frequency communications. The antenna substrate is formed on a semiconductor wafer of an IC as part of the die. In this manner, the antenna layers can be formed as part of a wafer-level fabrication process used to form the die to form the antenna layers.