RF Integrated Circuit Layout Generation with Iterative Simulation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current IC layout design methods for RF devices are inefficient and time-consuming, particularly when optimizing area and meeting specifications for components like capacitors, inductors, and transformers, as they require extensive redesign and simulation.

Innovation Solution

A method that involves inputting fixed and variable parameters for RF devices to generate a layout that meets specified requirements, allowing for iterative adjustments until the desired frequency response and geometric parameters are satisfied, thereby streamlining the design process.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If pre-simulation or post-simulation is performed for RF device layout design, then the required specifications can be verified, but the design time increases significantly

Engineering Contradiction:
Improvespecification satisfactionVSAvoiddesign time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent applies preliminary action by performing simulations during the layout generation process itself rather than after design completion. The system generates multiple layout candidates and automatically evaluates them through simulation, verifying specification satisfaction in advance. This integrates verification into the creation process, eliminating the need for separate post-simulation phases and significantly reducing total design time while ensuring reliability.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If redesign or layout change is performed to meet specifications, then the required specifications can be satisfied, but the design efficiency decreases

Engineering Contradiction:
Improvespecification satisfactionVSAvoiddesign efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent implements dynamics by creating a flexible, iterative layout generation system that can adapt to different specification requirements. The system generates multiple layout variants and evaluates them through simulation, allowing designers to dynamically select or adjust layouts based on real-time feedback. This dynamic approach enables efficient exploration of design spaces and quick adaptation to specification changes without requiring complete redesigns, thereby maintaining high productivity while ensuring specification satisfaction.

Inventive Principle:
Principle #15Dynamics

3Measurement precision

If electromagnetic simulation is performed for transformer layout design, then the exact solution can be obtained, but the simulation time increases significantly

Engineering Contradiction:
Improvelayout accuracyVSAvoidsimulation time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent applies partial action by performing electromagnetic simulations only on critical layout parameters and key design points rather than exhaustive simulation of all possible configurations. The system generates multiple transformer layout candidates and selectively simulates the most promising ones, obtaining sufficient accuracy for design purposes without the computational burden of complete simulation spaces. This partial simulation approach significantly reduces simulation time while maintaining adequate measurement precision for successful transformer design.

Inventive Principle:
Principle #16Partial or excessive action

Data Source

PatentUS8386976B2Method for producing layout of semiconductor integrated circuit with radio frequency devices
Publication Date: 2013.02.26 UNITED MICROELECTRONICS CORP
  • US8386976B2 patent drawing
  • US8386976B2 patent drawing
  • US8386976B2 patent drawing

AI summary

A method for producing a layout of a device in an integrated circuit before actually fabricated is provided. The method includes inputting at least one fixed parameter for the device for fabrication. And then, a first part of a set of variable parameters of a layout of the device is input. The complete set of the variable parameters is generated. It is checked whether or not the layout with the parameters is satisfying a requirement, wherein an end step is reached if the layout is accepted by the requirement, and a new part of the set of variable parameters as the first part being looping in the foregoing steps if the layout is not accepted by the requirement.