Variable-Delay RF Path Control to Suppress Clock Harmonics

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In communication systems, radio frequency signals are interfered with by digital clock signals and their harmonics, which reduce the quality of the RF signal due to the digital block's operation as an interference aggressor within the RF spectrum.

Innovation Solution

A device is introduced that includes an interface to receive a first clock signal, a delay circuit to add variable delays based on a delay control signal, and a controller to generate the delay control signal, creating a second clock signal with variable delays to control the RF path, thereby reducing interference by 'smearing out' harmonic contributions over a wider frequency range.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Extent of automation

If a digital block is used to control elements of the radio frequency path, then the operation is automated and precise, but harmonics of the clock signal interfere with the radio frequency spectrum and reduce signal quality

Engineering Contradiction:
Improveautomation of RF path controlVSAvoidclock signal harmonics interference
Core Design Contradiction:
Extent of automationVSObject-affected harmful factors

Solution Approach 1:

The patent applies dynamics by making the clock signal period variable rather than fixed. The controller dynamically adjusts the period of the clock signal used to control RF path elements, ensuring that harmonics do not align with RF signal frequencies. This dynamic adjustment prevents persistent interference while maintaining automated control of the RF path.

Inventive Principle:
Principle #15Dynamics

2Manufacturing precision

If clock signals are used to control digital blocks in the RF path, then precise timing control is achieved, but harmonic distortion reduces the quality of radio frequency signals

Engineering Contradiction:
Improvetiming control precisionVSAvoidharmonic distortion
Core Design Contradiction:
Manufacturing precisionVSObject-affected harmful factors

Solution Approach 1:

The patent changes the temporal parameters of the clock signal by introducing variable periods. Instead of using a fixed-frequency clock signal that produces stable harmonics, the system varies the clock period according to a predetermined pattern. This parameter change shifts harmonic frequencies dynamically, preventing them from consistently interfering with RF signal bands while preserving timing control precision.

Inventive Principle:
Principle #35Parameter changes

3Stability of the object's composition

If fixed period clock signals are used for controlling digital blocks, then simple and stable operation is maintained, but harmonic interference occurs within the radio frequency bandwidth

Engineering Contradiction:
Improveoperational stabilityVSAvoidharmonic interference in RF bandwidth
Core Design Contradiction:
Stability of the object's compositionVSObject-affected harmful factors

Solution Approach 1:

The patent employs periodic action by using a clock signal whose period varies according to a predetermined periodic pattern. This periodic variation in clock period causes the harmonics to sweep through different frequency ranges periodically, ensuring that they do not remain stationary within the RF signal bandwidth. The operational stability is maintained through the systematic and predictable nature of this periodic variation.

Inventive Principle:
Principle #19Periodic action

Data Source

PatentUS20240171210A1Devices and methods controlling a radio frequency path
Publication Date: 2024.05.23 INFINEON TECHNOLOGIES AG
  • US20240171210A1 patent drawing
  • US20240171210A1 patent drawing
  • US20240171210A1 patent drawing

AI summary

According to an embodiment, a device includes an interface configured to receive a first clock signal. A delay circuit is configured to add variable delays to the first clock signal based on a delay control signal to generate a second clock signal with variable delays. A delay control signal is generated by a controller clocked by the second clock signal. The device further includes a radio frequency path, and the device is configured to control the radio frequency path based on the second clock signal.