RF Reflector Module Packaging for Scalable Antenna Arrays

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing RF systems face challenges in scalability, high power consumption, and increased silicon area due to the integration of RF and digital circuits, leading to inefficiencies and high costs in systems like millimeter wave MIMO radar phased arrays and reflectarray systems.

Innovation Solution

A microelectronic assembly with transceiver modules and reflector modules separated by a substrate, using a multi-feed architecture to decouple RF and digital circuits, reducing silicon area and optimizing each die independently, and employing advanced packaging techniques to improve performance and scalability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If RF and digital circuits are integrated on the same die, then system functionality is improved, but silicon area and power consumption increase

Engineering Contradiction:
Improvesystem functionalityVSAvoidsilicon area
Core Design Contradiction:
Adaptability or versatilityVSArea of stationary object

Solution Approach 1:

The patent divides the integrated circuit into separate RF die and digital die, each optimized for their specific functions. The RF die contains only RF circuits while the digital die contains digital circuits, eliminating the need for a large monolithic die that would accommodate both circuit types.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces an interposer as an intermediary component between the RF die and digital die. The interposer provides electrical interconnections between the two separate dies, enabling system functionality without requiring direct integration on a single large die.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Adaptability or versatility

If RF and digital circuits are integrated on the same die, then system functionality is improved, but power consumption increases

Engineering Contradiction:
Improvesystem functionalityVSAvoidpower consumption
Core Design Contradiction:
Adaptability or versatilityVSUse of energy by moving object

Solution Approach 1:

The patent segments the system into separate RF and digital circuits on different dies, allowing each to be optimized for its specific power requirements. This separation reduces overall power consumption by eliminating parasitic effects and allowing independent power management for each circuit type.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The interposer acts as a power-efficient intermediary that provides electrical connections between RF and digital circuits without requiring high-power integration. The interposer's conductive vias and traces enable low-loss signal and power transmission between the separated circuit blocks.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Measurement precision

If the number of antenna elements is increased for higher precision, then measurement precision is improved, but device complexity increases

Engineering Contradiction:
Improvebeamforming precisionVSAvoidsystem complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent segments the antenna array into multiple independent antenna elements that can be individually controlled through the separated RF and digital circuits. This segmentation allows precise beamforming control for each element while managing complexity through modular architecture.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The interposer provides scalable interconnection capabilities that support a large number of antenna elements without proportionally increasing overall system complexity. The modular interconnection architecture allows systematic expansion from fewer to more antenna elements while maintaining manageable design complexity.

Inventive Principle:
Principle #24Intermediary (Mediator)

4Adaptability or versatility

If antennas are moved into the substrate, then scalability is improved, but manufacturing complexity increases

Engineering Contradiction:
ImprovescalabilityVSAvoidmanufacturing complexity
Core Design Contradiction:
Adaptability or versatilityVSEase of manufacture

Solution Approach 1:

The patent merges the antenna structures with the substrate, integrating antennas directly into the substrate rather than using separate antenna components. This merging approach enables scalable antenna arrays while utilizing standard substrate fabrication processes.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The interposer serves as a manufacturing intermediary that facilitates the integration of substrate-based antennas with the RF and digital circuits. The interposer's standardized interconnection technologies enable systematic manufacturing of complex antenna-substrate-circuit assemblies.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS12469954B2High precision scalable packaging architecture based on radio frequency scanning
Publication Date: 2025.11.11 INTEL CORP
  • US12469954B2 patent drawing
  • US12469954B2 patent drawing
  • US12469954B2 patent drawing

AI summary

Embodiments of a microelectronic assembly comprise a plurality of transceiver modules, each transceiver module including a first antenna; a printed circuit board (PCB); and a reflector module coupled to the PCB and separated from the plurality of transceiver modules by a space. The reflector module comprises: a substrate having a first side and an opposing second side, the first side being proximate to the plurality of transceiver modules, an antenna-array on the first side of the substrate, the antenna-array including a plurality of second antennas; a first integrated circuit (IC) die on the second side of the substrate; and a second IC die on the second side of the substrate. The first IC die comprises radio frequency (RF) switches configured to operate at electromagnetic frequencies between 20 kHz and 1 THz, and the second IC die comprises memory cell arrays and digital logic circuits.