RF Switch Electrode Segmentation for RON*COFF Optimization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing RF switches face challenges in achieving low RON*COFF performance, leading to high insertion loss and signal leakage due to parasitic capacitance and substrate losses, especially in high-power applications like 5G wireless communications.

Innovation Solution

The use of field effect transistors with source and drain electrodes configured to avoid juxtaposition, reducing off-capacitance and parasitic source-drain capacitance, and implemented in a multi-finger layout to minimize radio signal leakage in the non-conducting state, thereby enhancing isolation and reducing die area and substrate losses.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional RF switch design is used, then device complexity is reduced, but RON*COFF performance deteriorates due to high parasitic capacitance and substrate losses

Engineering Contradiction:
ImproveRON*COFF performanceVSAvoidelectrode configuration complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The source electrode and drain electrode are segmented into multiple separate segments rather than continuous structures. This segmentation reduces the overlapping area between source and drain electrodes, thereby reducing parasitic capacitance and improving RON*COFF performance while managing the increased structural complexity through systematic segmentation patterns.

Inventive Principle:
Principle #1Segmentation

2Reliability

If electrode length is increased to improve electrical connection, then electrical conductivity improves, but parasitic capacitance increases leading to worse isolation

Engineering Contradiction:
Improveisolation (COFF)VSAvoidsignal leakage
Core Design Contradiction:
ReliabilityVSLoss of energy

Solution Approach 1:

The electrode design transitions from a two-dimensional planar overlap to a three-dimensional stacked configuration. By arranging source and drain electrode segments in different vertical layers with reduced overlapping area, the design reduces parasitic capacitance while maintaining adequate electrical connection length, thereby improving isolation and reducing signal leakage.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Reliability

If multi-finger layout is implemented, then isolation improves, but manufacturing precision requirements increase

Engineering Contradiction:
ImproveisolationVSAvoidelectrode alignment precision
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The multi-finger layout divides the electrode structure into multiple discrete finger segments with defined spacing. This segmentation approach improves isolation between source and drain regions while establishing clear manufacturing guidelines for finger width, spacing, and alignment tolerances, making the precision requirements more manageable through standardized geometric parameters.

Inventive Principle:
Principle #1Segmentation

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration improves RON*COFF performance by reducing radio signal leakage and enhancing isolation, allowing for efficient high-power handling and fast switching times without compromising insertion loss or return loss.

Implementation Method 1

one or more field effect transistors configured as a switch

Methodology Applied
Scientific EffectField effect: Electric Field

Implementation Method 2

reducing off-capacitance and parasitic source-drain capacitance

Methodology Applied
Scientific EffectParasitic capacitance: Parasitic Capacitance

Data Source

PatentUS10672877B2Method of boosting RON*COFF performance
Publication Date: 2020.06.02 INTEGRATED DEVICE TECH INC
  • US10672877B2 patent drawing
  • US10672877B2 patent drawing
  • US10672877B2 patent drawing

AI summary

An apparatus includes one or more field effect transistors configured as a switch. Each of the one or more field effect transistors comprises one or more source diffusions, one or more drain diffusions, and one or more gate fingers. Each of the one or more gate fingers is disposed between a source diffusion and a drain diffusion. A first electrical connection to the one or more source diffusions is made using one or more source electrodes that extend from a first end for a first length along a long axis of the source diffusions. A second electrical connection to the one or more drain diffusions is made using one or more drain electrodes that extend from a second end for a second length along a long axis of the drain diffusions. The first length of the one or more source electrodes and the second length of the one or more drain electrodes are generally selected to avoid juxtaposition of the one or more source electrodes and the one or more drain electrodes.