RFID Interrogator Signal Demodulation via Dynamic Sampling

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional passive RFID tags lack a stable reference clock, leading to frequency drift and increased signal demodulation errors, which reduces the efficiency of RFID interrogators.

Innovation Solution

An RFID interrogator is designed with a signal processing module, matched filters, a control unit, and a decision unit to accurately demodulate signals from RFID tags by generating input signals, matched signals, and control signals, and comparing them to generate a read-back signal, effectively addressing signal variations and improving data integrity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of manufacture

If a conventional passive electronic tag uses an LC oscillator to provide reference clock, then the tag can operate without an internal power source, but the frequency resonated by the LC oscillator drifts, resulting in great variation in symbol times and increased demodulation errors

Engineering Contradiction:
Improvetag design simplicityVSAvoidfrequency stability
Core Design Contradiction:
Ease of manufactureVSReliability

Solution Approach 1:

The patent introduces a frequency estimation module as an intermediary component that estimates the actual frequency of the received signal and uses this estimation to adjust the sampling clock. This mediator component resolves the frequency drift issue without requiring the tag to have a stable internal clock, maintaining both the simplicity of passive tags and the reliability of data transmission.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent implements a feedback mechanism where the frequency estimation module continuously monitors the received signal characteristics and adjusts the sampling clock accordingly. This feedback loop compensates for frequency drift in real-time, ensuring accurate symbol time synchronization despite the inherent instability of LC oscillators in passive tags.

Inventive Principle:
Principle #23Feedback

2Device complexity

If the RFID interrogator uses conventional demodulation methods, then the system structure remains simple, but the demodulation accuracy decreases due to symbol time variation caused by frequency drift

Engineering Contradiction:
Improveinterrogator structureVSAvoiddemodulation accuracy
Core Design Contradiction:
Device complexityVSMeasurement precision

Solution Approach 1:

The patent introduces a dynamic sampling clock adjustment mechanism that adapts to varying signal conditions. The frequency estimation module continuously updates the sampling timing based on actual signal characteristics, transforming the rigid fixed sampling approach into a dynamic adaptive system. This increases complexity slightly but significantly improves demodulation accuracy under frequency drift conditions.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the sampling clock frequency parameter dynamically based on the estimated signal frequency. By adjusting the sampling rate to match the actual transmitted signal characteristics, the system compensates for frequency drift and maintains high demodulation accuracy. This parameter adaptation approach resolves the contradiction between simple structure and high precision.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS8111781B2Radio frequency identification (RFID) interrogators
Publication Date: 2012.02.07 XUESHAN TECH INC
  • US8111781B2 patent drawing
  • US8111781B2 patent drawing
  • US8111781B2 patent drawing

AI summary

An RFID interrogator includes a signal processing module for converting a transmission signal transmitted from an RFID tag into an input signal; a first matched filter coupled to the signal processing module for generating a first matched signal according to the input signal and a first predetermined signal pattern; a second matched filter coupled to the signal processing module for generating a second matched signal according to the input signal and a second predetermined signal pattern; a control unit for generating a control signal according to the input signal; and a decision unit, coupled to the first matched filter, the second matched filter and the control unit, for comparing the first matched signal with the second matched signal according to the control signal to generate a read-back signal.