RFID Tag ASIC ESD Protection via Ground Capacitor

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

RFID tags are highly susceptible to electrostatic discharge (ESD) damage, leading to significant product failures due to voltage drops across critical components like the ASIC, which exceed their rating, causing damage during ESD events.

Innovation Solution

A capacitor is introduced between the ASIC and the circuit ground, determined by the ASIC's impedance at operating frequencies, to mitigate ESD effects by reducing potential drops across the ASIC and distributing them across the capacitor.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a capacitor is added between the ASIC and ground to reduce ESD susceptibility, then ESD resistance improves, but device complexity increases

Engineering Contradiction:
ImproveESD resistanceVSAvoidcircuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

A capacitor is introduced as an intermediary component between the ASIC ground pin and circuit ground. This capacitor acts as a mediator that redirects ESD current away from the ASIC, absorbing the voltage spike and preventing it from reaching the sensitive ASIC components. The capacitor value is specifically chosen to provide maximum impedance at the ESD frequency while maintaining normal circuit operation.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Device complexity

If the ASIC is directly connected to ground, then circuit simplicity is maintained, but ESD susceptibility increases causing damage

Engineering Contradiction:
Improvecircuit simplicityVSAvoidESD susceptibility
Core Design Contradiction:
Device complexityVSObject-affected harmful factors

Solution Approach 1:

The capacitor is pre-positioned between the ASIC ground pin and circuit ground to provide protective cushioning against upcoming ESD events. This proactive measure ensures that when ESD occurs, the capacitor is already in place to absorb the voltage spike and protect the ASIC, rather than attempting to respond after damage occurs.

Inventive Principle:
Principle #11Beforehand cushioning (Prior cushioning)

3Object-affected harmful factors

If ESD protection is improved by adding components, then susceptibility reduces from 5 KV to 16 KV, but manufacturing complexity increases

Engineering Contradiction:
ImproveESD susceptibilityVSAvoidmanufacturing complexity
Core Design Contradiction:
Object-affected harmful factorsVSEase of manufacture

Solution Approach 1:

The protection mechanism relies on changing the electrical parameters of the circuit by adding a capacitor with specific capacitance value. This parameter change fundamentally alters how ESD current flows through the circuit, redirecting it through the capacitor rather than through the ASIC. The specific capacitance value is calculated to provide maximum protection at ESD frequencies while maintaining normal operating conditions.

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution significantly improves ESD resistance by reducing the potential drop across the ASIC from 580 volts to 10 volts, enhancing the RFID tag's susceptibility from 5 KV to 16 KV while maintaining sensitivity, thereby preventing damage and ensuring operational integrity.

Implementation Method 1

A capacitor is introduced between the ASIC and the circuit ground, determined by the ASIC's impedance at operating frequencies, to mitigate ESD effects by reducing potential drops across the ASIC and distributing them across the capacitor

Methodology Applied
Scientific EffectCapacitance: Capacitance

Data Source

PatentUS7881065B1Circuit with improved electrostatic discharge susceptibility
Publication Date: 2011.02.01 AMTECH SYSTEMS LLC
  • US7881065B1 patent drawing
  • US7881065B1 patent drawing
  • US7881065B1 patent drawing

AI summary

An RFID tag includes a capacitor between the ASIC ground pin and the circuit ground. The value of the capacitor is selected so that in the case of electrostatic discharge (ESD), the potential drop is primarily across the capacitor rather than the ASIC. Thus, the ASIC is protected against ESD.