RFID Tag Power Adequacy Check for Data Integrity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

RFID tags face challenges in ensuring sufficient power for write operations, as they consume a lot of power and can run out of energy during the process, potentially corrupting data and wasting time if not completed.

Innovation Solution

Implementing a power adequacy check by performing a pretest that consumes artificially high power levels to determine if a preset condition is met, involving the activation of components like memory and power management units to verify if there is enough power for the operation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a write operation is initiated in an RFID tag, then data can be stored in the Non-Volatile Memory, but the operation consumes a lot of power and may not be completed if power runs out

Engineering Contradiction:
Improvedata integrityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent performs a pretest operation before the actual write operation to determine if sufficient power is available. This preliminary action includes activating components and monitoring voltage levels to predict whether the upcoming write operation can be completed successfully, thereby preventing power-related failures and data corruption.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent implements a feedback mechanism where voltage levels are monitored during the pretest operation, and this information is used to determine whether to proceed with the write operation. The system uses the power availability information obtained from the pretest to make an informed decision about executing the write operation, ensuring reliable data storage.

Inventive Principle:
Principle #23Feedback

2Reliability

If a pretest operation is performed to check power adequacy, then the feasibility of write operation can be determined, but additional power consumption and time are required

Engineering Contradiction:
Improveoperation success rateVSAvoidoperation time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The pretest operation performs a simplified version of the actual write operation, activating only the necessary components to assess power adequacy without completing the full write process. This partial action provides sufficient information to determine feasibility while minimizing the time and power overhead compared to performing a complete write operation.

Inventive Principle:
Principle #16Partial or excessive action

3Measurement precision

If voltage level monitoring is implemented during pretest, then power adequacy can be accurately determined, but the system complexity increases

Engineering Contradiction:
Improvepower level detection accuracyVSAvoidcircuit complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent uses the tag's existing power management infrastructure to perform voltage level monitoring during the pretest operation. The system leverages available components such as the power management circuit and existing voltage regulation mechanisms to obtain power adequacy information without requiring extensive additional monitoring hardware, thereby maintaining relatively simple system architecture.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS7733227B1RFID tags circuits and methods for sensing own power to predetermine feasibility of requested action
Publication Date: 2010.06.08 IMPINJ
  • US7733227B1 patent drawing
  • US7733227B1 patent drawing
  • US7733227B1 patent drawing

AI summary

Feasibility of a requested action by a reader is predetermined in an RFID tag based on an available tag power level. A pretest that is designed to consume artificially high levels of power is performed and the power level monitored to determine if a preset condition is met. The pretest may include activation of selected components such as a memory and associated support circuitry. If the preset condition is not met, the requested action is aborted and an error message transmitted to the reader.