RFID Tag User Memory Flag and Data Write Synchronization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current RFID technologies require two separate write operations to ensure data is correctly written and cleared in user memory, which can lead to errors if one operation fails, especially due to tag movement out of range.

Innovation Solution

A method and apparatus that allow a single write command to set the user memory flag and write data into both memory banks simultaneously, with cyclic redundancy checks to ensure data integrity, and a single erase command to clear the flag and erase data, reducing the risk of errors.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If two separate write operations are used to write data into user memory and set the user memory flag, then data can be written into user memory, but the possibility of error increases if the tag moves out of range between operations

Engineering Contradiction:
Improvedata writing reliabilityVSAvoidwrite operation complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent combines two separate write operations (writing data to user memory and setting the user memory flag in EPC memory) into a single atomic write operation. The tag's control logic receives a single write command containing both the data and the flag setting instruction, processes them together, and ensures both are completed successfully or neither is applied, eliminating the error window between separate operations.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent prepares both the data and the user memory flag setting in advance within a single write command structure before transmission. The control logic is pre-configured to recognize this combined command format and execute both operations atomically, preventing partial updates that could occur with sequential operations.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If two separate write operations are performed, then data can be written into user memory, but the time required for the write operation increases

Engineering Contradiction:
Improveuser memory flag accuracyVSAvoidwrite operation time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent merges the data write operation and the flag setting operation into a single atomic transaction. By combining these operations in one communication exchange between reader and tag, the patent eliminates the time required for a second separate write operation while ensuring the user memory flag accurately reflects the data writing state.

Inventive Principle:
Principle #5Merging (Combining)

3Productivity

If a single write command is used to set the user memory flag and write data simultaneously, then operation efficiency is improved, but data integrity must be ensured through additional checks

Engineering Contradiction:
Improvewrite operation efficiencyVSAvoiddata integrity verification complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent incorporates cyclic redundancy check (CRC) verification as feedback mechanism within the atomic write operation. The control logic performs CRC checks on the received data and the user memory flag setting instruction, and only commits both operations if verification succeeds. This feedback loop ensures data integrity without requiring separate verification steps.

Inventive Principle:
Principle #23Feedback

Data Source

PatentEP2030456B1RFID tag user memory indication
Publication Date: 2014.06.25 SYMBOL TECH INC
  • EP2030456B1 patent drawingFigure 1~2
  • EP2030456B1 patent drawingFigure 3
  • EP2030456B1 patent drawingFigure 4~5

AI summary

A system and method in a radio frequency identification (RFID) tag for writing and erasing user memory. A write command is received at the tag to write data into user memory of the tag. Based on receipt of the write command, a user memory flag in a first memory bank of the tag is set, and the data is written into a second memory bank of the tag. An erase command is received at the tag to erase data stored in the user memory of the tag. Based on receipt of the command to erase, the user memory flag in the first memory bank is cleared, and data stored in the second memory bank is erased.