Current-Enhanced RFPA Driver for Fast Gate Charging

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-power solid-state radio frequency power amplifiers (RFPAs) face inefficiencies due to large input capacitances in high-power output stages, which hinder fast slew rates and increase power dissipation, especially in the driver stage that controls the output stage.

Innovation Solution

A current enhanced driver configuration using first and second transistors in a totem-pole-like arrangement, with an inductor coupled to the output, allows rapid charging and discharging of the input capacitor of the high-power output stage, enabling high magnitude drain voltages and currents with short, symmetric transition times, thereby enhancing efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If large transistors are used in the high-power output stage to achieve high power output, then the power output capability is improved, but the input capacitance increases which slows down the slew rate

Engineering Contradiction:
Improvepower output capabilityVSAvoidslew rate
Core Design Contradiction:
PowerVSSpeed

Solution Approach 1:

The driver stage is segmented into multiple parallel transistor branches (e.g., three GaN-HEMTs in parallel) to increase the total current driving capability without requiring a single large transistor. This segmentation allows the system to achieve high slew rates by distributing the charging current across multiple smaller transistors, each with lower individual capacitance, while collectively providing sufficient drive current for the large output stage transistor.

Inventive Principle:
Principle #1Segmentation

2Device complexity

If the driver stage uses conventional single-ended configuration, then the design is simple, but the charging current is insufficient to rapidly charge the large input capacitance of the output stage

Engineering Contradiction:
Improvedriver stage configurationVSAvoidcharging speed
Core Design Contradiction:
Device complexityVSProductivity

Solution Approach 1:

Multiple driver transistor branches are merged in parallel to combine their current outputs, creating a high-current driving capability that can rapidly charge the large input capacitance of the output stage. The parallel configuration merges the current contributions of individual transistors to achieve the required charging speed while maintaining manageable device complexity through modular design.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The driver stage transitions from a single-ended (one-dimensional) configuration to a multi-branch parallel configuration, adding a dimensional aspect to the current delivery capability. This dimensional expansion allows simultaneous current contribution from multiple independent transistor branches, dramatically increasing the charging rate of the output stage input capacitance.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Loss of time

If fast slew rates are achieved through aggressive driver design, then the transition times are reduced, but the power dissipation in the driver stage increases

Engineering Contradiction:
Improvetransition timeVSAvoidpower dissipation
Core Design Contradiction:
Loss of timeVSLoss of energy

Solution Approach 1:

The complementary push-pull transistor configuration enables periodic action where one transistor conducts during the rising edge while the other is off, and vice versa during the falling edge. This periodic conduction pattern ensures that current flows efficiently during transitions while minimizing simultaneous conduction of both transistors, thereby reducing crossover distortion and power dissipation during non-transition periods.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The invention utilizes parameter changes by operating GaN-HEMT transistors in their high-electron mobility regime with optimized gate voltages and current waveforms. By dynamically adjusting the gate drive parameters and exploiting the high-frequency characteristics of GaN technology, the system achieves fast transitions with reduced power dissipation compared to conventional silicon-based devices.

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution results in low power dissipation and increased efficiency of the high-power solid-state RFPA, allowing it to operate efficiently at high RF output powers and frequencies, with improved performance characteristics compared to single-ended driver configurations.

Implementation Method 1

the inductor coupled to the output of the current enhanced driver operates as a current source and supplies a first charging current to the high-power output stage

Methodology Applied
Scientific EffectElectromagnetic Induction: Electromagnetic Induction

Implementation Method 2

The current enhanced driver includes first and second transistors (e.g., first and second gallium nitride high electron mobility transistors (GaN-HEMTs)) arranged in totem-pole-like (or push-pull like) configuration

Methodology Applied
Scientific EffectField Effect Transistor Conduction: Conduction (electrical)

Data Source

PatentEP4084343A1Current enhanced driver for high-power solid-state radio frequency power amplifiers
Publication Date: 2022.11.02 ERIDAN COMM
  • EP4084343A1 patent drawingFigure 1
  • EP4084343A1 patent drawingFigure 2
  • EP4084343A1 patent drawingFigure 3A~3D

AI summary

A high-power solid-state RFPA includes an output stage having a power transistor and a current enhanced driver that drives the output stage. The current enhanced driver includes an inductor and first and second transistors arranged in totem-pole-like configuration. When the first transistor is turned on and the second transistor is turned off, the inductor supplies a first charging current to the output stage, to assist in charging the input gate-source capacitor (Cgs) of the power transistor in the output stage. The first transistor further provides a second charging current that supplements the first charging current, thereby enhancing charging of the gate-source capacitor Cgs. Conversely, when the first transistor of the driver is turned off and the second transistor is turned on, the second transistor provides a discharge path through which the gate-source capacitor Cgs can discharge.