Same-Track Buffer Layout for Skew-Critical IC Routing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Skew critical protocols in integrated circuits face challenges in maintaining tight skew control between clock and data signals across process, voltage, and temperature conditions due to differences in net lengths, which are exacerbated by the detours required in routing metal lines through buffers.
Innovation Solution
The buffer design positions input and output signal pins on the same track, reducing the need for detours and minimizing the number of vias, thereby maintaining tight skew control by routing metal lines directly on the same track and through fewer layers, thus reducing signal delay and skew between signals passing through and not passing through the buffer.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If metal lines are routed through buffers using conventional routing methods, then the buffer can be integrated into the circuit, but detours and additional vias increase net length and signal skew
Solution Approach 1:
The patent positions the buffer's input and output signal pins on the same routing track, effectively changing the spatial dimension of the buffer integration. This allows metal lines to pass through the buffer without requiring detours to different tracks, reducing net length and minimizing the number of vias needed, thereby decreasing signal skew while maintaining buffer functionality
Solution Approach 2:
The buffer is designed as an intermediary element that signals can pass through with minimal disruption. By aligning input and output pins on the same track, the buffer acts as a transparent mediator in the signal path rather than a blocking element requiring route changes, thus reducing additional net length and via count
2Reliability
If metal lines are routed through buffers with input and output pins on different tracks, then routing flexibility is maintained, but detours increase signal delay and skew
Solution Approach 1:
The patent utilizes the same routing track dimension for both input and output pins of the buffer, eliminating the need for vertical transitions via vias between different tracks. This dimensional alignment reduces the physical path length and number of inter-layer transitions, thereby minimizing signal delay and skew
Solution Approach 2:
The patent extracts the unnecessary detour portion from the conventional routing path by placing input and output pins on the same track. This removes the harmful detour element that would otherwise increase signal delay and skew, allowing straight-through routing
3Adaptability or versatility
If additional vias are used to route metal lines through buffers on different tracks, then routing adaptability is improved, but manufacturing complexity and skew increase
Solution Approach 1:
The patent reduces the number of vias by utilizing the same track dimension for both input and output pins. This dimensional strategy minimizes the need for vertical via transitions between tracks, simplifying the device structure and reducing manufacturing complexity while maintaining routing adaptability through the buffer
Data Source
AI summary
A buffer in an integrated circuit comprises one or more logic circuits, an input signal pin electrically coupled to an input of one of the one or more logic circuits, and an output signal pin electrically coupled to an output of one of the one or more logic circuits. The input signal pin and output signal pin are positioned on a same routing track of the integrated circuit which specifies a routing in the integrated circuit. A respective segment of a net routed to the input and output signal pin is on the same routing track.