Clock Synchronization Using Sampled Cipher Phase Alignment
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing clock synchronization methods in communication technology face challenges in achieving high precision due to signal delays, hardware aging, temperature drift, and device inconsistencies, which hinder precise time synchronization.
Innovation Solution
A method involving a master clock apparatus that samples an initial password sequence from a first key clock signal, synchronizing a second key clock signal with the first through a sampled password sequence, and a slave clock apparatus that shifts its phase to align with the master's phase, using phase shift processing to ensure synchronization without hardware measurement or manual compensation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If traditional clock synchronization methods are used, then hardware implementation is simple, but synchronization precision deteriorates due to signal delays and hardware aging
Solution Approach 1:
The patent replaces traditional hardware-based clock synchronization mechanisms with a software-based phase shift correction method. Instead of using complex hardware circuits to physically align clock signals, the system uses software algorithms to calculate and compensate for phase differences, thereby achieving high synchronization precision while reducing hardware complexity
Solution Approach 2:
The patent dynamically adjusts the phase shift parameter of the clock signal to compensate for timing deviations. By continuously monitoring the phase difference between master and slave clocks and modifying the phase shift parameter accordingly, the system achieves precise synchronization without requiring complex hardware modifications
2Productivity
If hardware measurement and manual compensation are used, then implementation is straightforward, but efficiency and precision deteriorate
Solution Approach 1:
The patent implements self-service synchronization where the system automatically measures its own phase differences and applies corrections without external intervention. The slave clock apparatus autonomously calculates the phase shift based on received timing information and adjusts its own clock signal, eliminating the need for manual compensation and significantly improving both efficiency and precision
Solution Approach 2:
The patent employs feedback mechanisms where timing information is continuously exchanged between master and slave clock apparatuses. The slave clock uses this feedback to calculate and adjust phase shifts in real-time, creating a closed-loop synchronization system that maintains high precision without manual intervention
3Measurement precision
If internal device delays are not compensated, then device structure remains simple, but synchronization accuracy deteriorates
Solution Approach 1:
The patent performs preliminary phase shift calculations before actual clock signal synchronization occurs. The slave clock apparatus pre-calculates the required phase adjustment based on timing information received from the master clock, and applies this phase shift in advance to compensate for internal device delays, thereby achieving accurate synchronization without complex real-time compensation hardware
Data Source
Figure 1~2
Figure 3
Figure 4~5
AI summary
The present application discloses a clock synchronization method, apparatus and system, an electronic device and a readable medium. The method comprises: sampling an initial cipher sequence according to a first key clock signal to obtain a sampled cipher sequence; and sending the first key clock signal and the sampled cipher sequence to a slave clock apparatus, so that a second key clock signal is phase-synchronized with the first key clock signal, and the second key clock signal is determined by the slave clock apparatus according to the first key clock signal and the sampled cipher sequence.