SAS Controller PHY Link Reliability via Error History Monitoring

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current technologies fail to reliably detect and correct faulty physical links between SAS devices, leading to unstable communication and performance issues due to unreliability in PHY pairs, which can be caused by damaged cables, abnormal temperatures, or electromagnetic interference, resulting in I/O errors and performance loss.

Innovation Solution

Implementing controller-level intelligence with an error history register and tunable timer to monitor and manage PHY links, disabling degraded PHYs and sending notifications to improve I/O reliability, and automatically re-enabling PHYs when the connection is restored.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If expander-side intelligence is used to disable PHY pairs based on error reading, then PHY reliability may be improved, but conflicts between multiple expanders attempting to disable PHYs connecting through the same wide port occur, causing additional errors

Engineering Contradiction:
ImprovePHY link reliabilityVSAvoidconflict-induced errors in wide port
Core Design Contradiction:
ReliabilityVSObject-generated harmful factors

Solution Approach 1:

The patent inverts the traditional expander-side intelligence approach by implementing controller-side intelligence for PHY monitoring and decision-making. The controller, not the expander, reads error counters and decides whether to disable PHY pairs, eliminating conflicts between multiple expanders while maintaining reliability improvements

Inventive Principle:
Principle #13The other way round (Inversion)

2Reliability

If controller-level monitoring with error history register and tunable timer is implemented, then I/O reliability is improved by detecting and correcting degraded PHY pairs, but device complexity increases due to additional monitoring mechanisms

Engineering Contradiction:
ImproveI/O reliabilityVSAvoidcontroller monitoring complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The controller automatically monitors PHY links using error history registers and tunable timers, making self-service decisions about PHY degradation without requiring external intervention. The system autonomously detects errors, compares them against thresholds, and disables degraded PHY pairs, reducing the need for complex external management mechanisms

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The error history register provides continuous feedback about PHY link quality to the controller. This feedback mechanism allows the controller to make informed decisions about PHY reliability by comparing accumulated error counts against predefined thresholds, enabling automatic correction of degraded links

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS8775876B2Method to improve I/O reliability on a degraded wide port connection
Publication Date: 2014.07.08 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LTD
  • US8775876B2 patent drawing
  • US8775876B2 patent drawing
  • US8775876B2 patent drawing

AI summary

A method and system for controller level identification and isolation of a degraded physical link (PHY) in a serial attached small computer system interface (SA-SCSI) or SAS domain. The method and system uses computer readable code embodied within the controller level of an SAS domain to monitor a plurality of PHY pairs associated as connecting through a wide port. The invention compares a history of PHY pair errors to a tunable timer to determine if PHY errors reach a threshold. Should the threshold be exceeded, the controller disables the error prone PHY pair and delivers a notification. The controller may then re-enable the disabled PHY after user action or port power up.