Satellite Partial Processing With Split FEC Decoding

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Satellite communications systems face challenges in achieving better performance without increasing cost and complexity, particularly in single-hop systems where the complexity of FEC decoders is cost-prohibitive and results in suboptimal bit error rates.

Innovation Solution

Implementing an enhanced partial processing architecture that uses an outer encoder in the transmitting terminal and an inner encoder on the satellite, with two decoders in the receiving terminal to decode both inner and outer codes, while eliminating the decoder from the satellite to reduce complexity and cost.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If full processing architecture with decoder on satellite is used, then performance is improved, but device complexity and cost increase significantly

Engineering Contradiction:
Improvebit error rate performanceVSAvoidsatellite complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent divides the processing functions into two segments: the satellite performs only demodulation (simple function) while the ground terminal performs both decoding and re-encoding (complex functions). This segmentation allows the satellite to remain simple while achieving full processing performance through the ground-based decoder

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent extracts the complex decoder function from the satellite and relocates it to the ground terminal. The satellite retains only the essential demodulator, while the decoder is 'taken out' and implemented on the ground, eliminating satellite complexity while maintaining performance

Inventive Principle:
Principle #2Taking out (Extraction)

2Device complexity

If simpler transponder architecture is used, then device complexity is reduced, but performance deteriorates due to suboptimal bit error rates

Engineering Contradiction:
Improvesatellite complexityVSAvoidbit error rate performance
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent introduces an intermediary ground terminal that performs the decoding function. The satellite acts as a simple transponder, the ground terminal serves as an intermediary that decodes the signal, re-encodes it with improved error correction, and retransmits it, thereby improving performance without complicating the satellite

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The ground terminal performs preliminary decoding and analysis of the received signal, then applies enhanced error correction coding before retransmission. This preliminary processing action improves the overall system performance while keeping the satellite simple

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS10419034B2Satellite communication system architecture for enhanced partial processing
Publication Date: 2019.09.17 THE BOEING CO
  • US10419034B2 patent drawing
  • US10419034B2 patent drawing
  • US10419034B2 patent drawing

AI summary

Systems, methods, and apparatus for enhanced partial processing of satellite user data are disclosed. In one or more embodiments, a disclosed method for processing satellite data comprises encoding with an outer encoder in a transmitting terminal, modulating with a transmit modulator in the transmitting terminal, demodulating with a satellite demodulator in a satellite, encoding with an inner encoder in the satellite, modulating with a satellite modulator in the satellite, demodulating with a receive demodulator in a receiving terminal, decoding with an inner decoder in the receiving terminal, and decoding with an outer decoder in the receiving terminal. In one or more embodiments, the outer encoder and/or the inner encoder is operable to perform forward error correction (FEC) encoding. In at least one embodiment, the outer decoder and/or the inner decoder is operable to perform FEC decoding.