Satellite Signal Receiver Adaptive Time-Division Multiplexing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current satellite signal receivers face high hardware complexity and power consumption due to the need for numerous correlators and increased clock rates to efficiently search through multiple hypotheses in GNSS systems, especially during satellite acquisition and tracking.
Innovation Solution
A satellite signal adaptive time-division multiplexing receiving device that dynamically adjusts the clock rate and component usage based on application conditions, using a disable signal to deactivate unnecessary components during specific time slots, thereby reducing power consumption and hardware complexity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If the number of correlators is increased to search through multiple hypotheses simultaneously, then the hypothesis searching speed is improved, but the hardware complexity and cost increase
Solution Approach 1:
The patent divides the hypothesis searching process into multiple time slots, with each correlator handling specific hypotheses in sequential rather than parallel fashion. This time-division multiplexing approach allows a limited number of correlators to effectively search through a large number of hypotheses by organizing the search process into discrete temporal segments, thereby avoiding the need for a large number of correlators simultaneously.
Solution Approach 2:
The patent implements dynamic clock rate adjustment where the correlator operates at different clock rates depending on the search phase and hypothesis being processed. The clock rate is increased during code phase search and decreased during Doppler frequency search, allowing the system to optimize between processing speed and power consumption dynamically, thereby reducing the need for high-speed hardware throughout the entire operation.
2Device complexity
If the clock rate is increased to reduce correlator complexity, then the hardware complexity is reduced, but the power consumption increases
Solution Approach 1:
The patent implements dynamic clock rate adjustment where the correlator operates at different clock rates depending on the search phase and hypothesis being processed. The clock rate is increased during code phase search when speed is critical and decreased during Doppler frequency search when power saving is prioritized, allowing the system to optimize between processing speed and power consumption dynamically.
Solution Approach 2:
The patent uses periodic time-division multiplexing to cycle through different hypothesis sets in sequential time slots. By organizing the search process into periodic cycles where different correlators are activated in alternating time slots, the system can maintain lower clock rates overall while still completing the comprehensive hypothesis search, thereby reducing average power consumption.
3Productivity
If the clock rate is increased to search more hypotheses per millisecond, then the hypothesis searching rate is improved, but additional memory capacity is required
Solution Approach 1:
The patent segments the hypothesis search into multiple time slots where different correlators process different hypothesis sets sequentially. This segmentation allows the system to search through more hypotheses per millisecond by activating different correlator-hypothesis mappings in alternating time slots, thereby increasing the effective search rate without requiring proportional increases in memory capacity for all correlators simultaneously.
Data Source
AI summary
A satellite signal adaptive time-division multiplexing receiving device is disclosed. The receiving device operates in time-division multiplexing distributed for various domains such as satellite number, Doppler frequency, code phase and accuracy. When some specific time slots of the time-division multiplexing distribution are unnecessary to be searched, the receiving device uses a disable signal to deactivate specific components such as correlator and memory thereof during those time slots to reduce power consumption.