Scaler Architecture for Real-Time Video Encoding

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Real-time video encoding in video telephony applications faces challenges due to the need for high bandwidth and large memory capacity, which are often limited in devices like handheld mobile phones, making it difficult to perform extensive image processing quickly.

Innovation Solution

Incorporating a scalable architecture within the coder that upscales image data retrieved from memory, reducing the memory requirements and power consumption by processing data in a more efficient manner, allowing the image processing unit to operate at a minimum clock rate and minimizing the need for large line buffers.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If high bandwidth and large memory capacity are used to perform extensive image processing quickly, then real-time video encoding quality is improved, but memory bandwidth and memory space requirements increase beyond what is available in handheld mobile phones

Engineering Contradiction:
Improvereal-time video encoding speedVSAvoidmemory bandwidth and memory space
Core Design Contradiction:
ProductivityVSQuantity of substance

Solution Approach 1:

The patent divides the video processing pipeline into distinct functional modules: an image processing unit that performs front-end processing (demosaicing, color correction, sharpening) and a separate coder that performs compression. This segmentation allows each module to be optimized independently, with the image processing unit operating at minimum clock rates while the coder handles the computationally intensive compression tasks, thereby reducing overall memory bandwidth requirements.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent performs preliminary image processing operations (demosaicing, color correction, sharpening, noise reduction) in the image processing unit before the data is passed to the coder. By completing these preprocessing tasks beforehand, the system reduces the amount of data that needs to be stored and processed in high-bandwidth memory during the encoding phase, thus lowering memory bandwidth and space requirements.

Inventive Principle:
Principle #10Preliminary action

2Manufacturing precision

If multiple image processing modules are used to execute extensive image processing, then image quality is improved, but device complexity and power consumption increase

Engineering Contradiction:
Improveimage qualityVSAvoidnumber of image processing modules
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent combines multiple image processing functions (demosaicing, color correction, sharpening, noise reduction) into a single integrated image processing unit. This consolidation maintains comprehensive image processing capabilities while reducing the complexity associated with coordinating multiple separate modules, simplifying the overall system architecture and reducing power consumption.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The image processing unit is designed as a universal processing engine that can perform multiple image processing operations (demosaicing, color correction, sharpening, noise reduction) within a single module. This multi-functional approach eliminates the need for separate dedicated modules for each processing task, thereby reducing device complexity while maintaining high image quality.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS8009729B2Scaler architecture for image and video processing
Publication Date: 2011.08.30 QUALCOMM INC
  • US8009729B2 patent drawing
  • US8009729B2 patent drawing
  • US8009729B2 patent drawing

AI summary

This disclosure describes a scaler architecture for image and/or video processing. One aspect relates to an apparatus comprising an image processing unit, a memory, and a coder. The memory is configured to store processed image data from the image processing unit. The coder is configured to retrieve the stored, processed image data from the memory. The coder comprises a scaler configured to upscale the retrieved image data from the memory. The coder is configured to encode the scaled image data.