Scaling Idle Detection Metric for Processor Power Management
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing power management techniques in computing devices fail to effectively idle processors due to a static idle detection metric, which is not scaled with clock frequency adjustments, resulting in reduced power savings from idling.
Innovation Solution
A method that adjusts the clock frequency and scales the idle detection metric based on the reduced frequency to increase the likelihood of processor idling, ensuring that the processor enters a heightened power-saving state more frequently.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by stationary object
If the clock frequency is reduced to save power, then power consumption decreases, but the processor is less likely to meet the idle detection metric and enter idle state
Solution Approach 1:
The idle detection metric is made dynamic by scaling it according to the current clock frequency. When frequency is reduced, the idle detection metric is proportionally reduced, allowing the processor to more easily enter idle states even at lower frequencies. This resolves the contradiction by adapting the idle detection threshold to match the reduced operational speed.
Solution Approach 2:
The patent changes the parameter of the idle detection metric based on the clock frequency parameter. By establishing a proportional relationship between frequency and idle detection metric, the system maintains effective idle detection across different frequency states, ensuring that power savings from both frequency reduction and idle states can be achieved simultaneously.
2Device complexity
If a static idle detection metric is used, then the system is simple to implement, but power savings from processor idling are reduced when clock frequency is adjusted
Solution Approach 1:
The idle detection metric transitions from a static fixed value to a dynamic value that scales with clock frequency. This allows the system to maintain simplicity in implementation while achieving improved power savings, as the scaling relationship can be implemented through straightforward proportional adjustment based on the current frequency state.
Data Source
AI summary
A component of a computing device such as a processor is operated based on a clock signal oscillating at a frequency. Power management for the computing device is performed by adjusting the frequency of the clock signal applied to the component when warranted and also by idling the component when the component experiences a period of inactivity longer than an idle detection metric scaled according to the adjusted frequency.