Scan Driver Segmentation for Faster Mobility and Threshold Sensing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing scan drivers in display devices require a long time to provide scan signals to all scan lines, making it inefficient for acquiring mobility information or threshold voltage information of driving transistors.
Innovation Solution
A scan driver design that includes specific transistor configurations and capacitors, allowing for the selection and sequential provision of scan signals to selected scan lines within one frame, using a shift register form to enhance efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If a scan driver provides scan signals to all scan lines sequentially in one frame, then complete data collection from all pixels is achieved, but the time required becomes excessively long
Solution Approach 1:
The scan driver is divided into multiple scan stages, where each stage handles a specific subset of scan lines. This segmentation allows parallel processing of different scan line groups, reducing the total time required to provide scan signals to all pixels while maintaining complete data collection coverage.
Solution Approach 2:
The patent introduces a multi-dimensional scan architecture by adding scan stages that operate in parallel across different dimensions. Instead of a single sequential scan through all lines, the system uses multiple scan stages that can simultaneously access different scan lines, transforming the one-dimensional sequential process into a multi-dimensional parallel process.
2Ease of manufacture
If a scan driver uses a shift register form to provide scan signals sequentially, then the structure is simple and easy to implement, but the time to acquire information from all pixels becomes too long
Solution Approach 1:
The shift register structure is segmented into multiple stages, each capable of independently generating and providing scan signals to different scan line groups. This segmentation maintains the simplicity of the shift register implementation while enabling parallel operation that significantly increases information acquisition speed.
Solution Approach 2:
The scan driver transitions from a static single-stage shift register to a dynamic multi-stage system where each stage can operate independently and in parallel. This dynamic configuration allows the system to adaptively control the timing and sequence of scan signal provision to multiple scan lines simultaneously, improving productivity while maintaining implementation simplicity.
3Loss of information
If the scan driver provides scan signals to all scan lines within one frame, then mobility and threshold voltage information can be acquired, but the process takes a relatively long time
Solution Approach 1:
The scan driver divides the scan lines into multiple groups handled by different scan stages. Each stage provides scan signals to its assigned scan line group simultaneously, enabling parallel acquisition of mobility and threshold voltage information from all pixels within one frame without increasing total time.
Solution Approach 2:
Multiple scan stages are pre-configured to operate in parallel, with each stage ready to provide scan signals to its designated scan lines simultaneously. This preliminary arrangement allows the system to acquire transistor characteristic data from all pixels in parallel within a single frame period, eliminating time delays.
Data Source
AI summary
A scan driver includes a first transistor including gate, first, and second electrodes coupled to a Q node, a scan clock line, and a scan line. A second transistor includes gate and first electrodes coupled to a scan carry line, and a second electrode coupled to the Q node. A third transistor includes gate and first electrodes coupled to a first control line and a sensing carry line. A fourth transistor includes a gate and first electrode coupled to the sensing carry line and the third transistor first electrode. A fifth transistor includes gate, first, and second electrodes coupled to a fourth transistor second electrode, a second control line, and a node. A capacitor includes first and second electrodes coupled to the fifth transistor first and gate electrodes. A sixth transistor includes gate, first, and second electrodes coupled to a third control line, the node, and the Q node.