SCR ESD Protection Circuit with Bipolar Trigger

Resolve Bottlenecks,
Find Innovative SolutionsGenerate Solutions

Solution Overview

Problem

Existing ESD protection circuits face challenges in achieving efficient and stable protection for high-density integrated circuits due to high turn-on voltage and low holding voltage of silicon controlled rectifiers (SCRs), leading to inefficiencies in layout area and difficulty in securing separate protection circuits for each I/O pad, especially with parasitic bus resistance issues in PowerRail based ESD protection circuits.

Innovation Solution

The use of an SCR with superior current driving characteristics in a Rail Based Non-Breakdown (RBNB) ESD protection circuit, triggered by a BJT device with high current driving capability, improves layout efficiency by reducing the size of the ESD device and enabling effective ESD stress current handling.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a separate ESD protection circuit is installed in each I/O pad, then ESD protection performance is improved, but layout area efficiency is reduced

Engineering Contradiction:

ImproveESD protection performanceVSAvoidlayout area

Core Design Contradiction:

ReliabilityVSArea of stationary object

Solution Approach 1:

The patent merges multiple ESD protection circuits into a single shared power clamp circuit that serves multiple I/O pads. The power clamp is configured to handle ESD stress current from any I/O pad through shared power rails, eliminating the need for separate protection circuits at each pad while maintaining effective ESD protection.

Inventive Principle:

Principle #5Merging (Combining)

2Power

If an SCR is used in high-density integrated circuits, then current discharge capability is improved, but turn-on voltage and holding voltage issues arise

Engineering Contradiction:

Improvecurrent discharge capabilityVSAvoidturn-on voltage stability

Core Design Contradiction:

PowerVSReliability

Solution Approach 1:

The patent introduces a PNP bipolar transistor as an intermediary triggering mechanism between the ESD stress detection and the SCR activation. The PNP transistor's emitter is connected to the power rail and its base to the N-well of the SCR, providing a controlled path to trigger the SCR at appropriate voltage levels while the SCR itself handles the high current discharge.

Inventive Principle:

Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent modifies the triggering parameters of the SCR by using a PNP bipolar transistor with specific voltage characteristics. The PNP transistor's turn-on voltage and current gain characteristics are utilized to control the SCR activation threshold, ensuring reliable turn-on at appropriate ESD stress levels while maintaining stable operation.

Inventive Principle:

Principle #35Parameter changes

3Power

If parasitic bus resistance is high in PowerRail based ESD protection, then ESD stress current handling is improved, but core circuit damage risk increases

Engineering Contradiction:

ImproveESD stress current handlingVSAvoidcore circuit damage risk

Core Design Contradiction:

PowerVSObject-affected harmful factors

Solution Approach 1:

The patent implements preliminary protection by configuring the power clamp circuit to activate before excessive current can reach the core circuit. The PNP transistor and SCR combination is designed to trigger at voltage levels that precede core circuit damage thresholds, clamping the power rail voltage and diverting ESD current away from vulnerable core circuits.

Inventive Principle:

Principle #10Preliminary action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration enhances layout area efficiency by up to 40% and ensures proper operation of microchips during ESD stress and normal conditions by utilizing a bipolar transistor with high integration efficiency to trigger the SCR, reducing the size of the ESD device and improving current handling capabilities.

Implementation Method 1

The present invention relates to an ESD protection device, and more particularly, to a technique using a silicon controlled rectifier (SCR) in a rail based non-breakdown (RBNB) ESD protection device that protects a micro chip from ESD stress

Methodology Applied

Scientific EffectSilicon controlled rectifier (SCR):

Implementation Method 2

The use of an SCR with superior current driving characteristics in a Rail Based Non-Breakdown (RBNB) ESD protection circuit, triggered by a BJT device with high current driving capability

Methodology Applied

Scientific EffectBipolar transistor current driving:

Data Source

PatentUS7795637B2ESD protection circuit

Publication Date: 2010.09.14 SK KEYFOUNDRY INC

AI summary

The present invention relates a technique using a silicon controlled rectifier (SCR) in a rail based non-breakdown (RBNB) ESD protection device that protects a micro chip from ESD stress.To this end, an ESD protection circuit of the present invention comprises: a detection unit for detecting a rising time of a signal flowing into first and second power lines; a pre-driver for buffering and outputting an output signal of the detection unit; and a power clamp configured with an SCR operating according to the output signal of the pre-driver and connecting the first and second power lines with each other to control current flow between the first and second power lines; wherein the pre-driver includes: first and second MOS transistors respectively having a gate connected to an output terminal of the detection unit and a source connected to the second power line; and a first bipolar transistor respectively having a base connected to a drain of the second MOS transistor and an emitter connected to the first power line.