SDH Clock Data Recovery Using Time Division Multiplexing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In SDH networks, recovering clock data for multiple tributary signals requires numerous separate clock recovery circuits, leading to significant resource consumption, especially when dealing with large numbers of E1 or T1 signals, as each signal typically needs its own recovery circuit.
Innovation Solution
A method and device that utilize time division multiplexing to extract and recover clock data for multiple tributary signals simultaneously, using a single clock recovery circuit by storing valid data in caches and generating reading indication signals to uniformly read out data from the caches, thereby reducing the number of required clock recovery circuits.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If separate clock recovery circuits are used for each tributary signal, then accurate clock recovery is achieved, but circuit resource consumption increases significantly
Solution Approach 1:
The patent merges multiple clock recovery circuits into a single shared circuit by using time-division multiplexing. The single circuit recovers clocks for multiple tributary signals by processing them in different time slots, thereby reducing circuit resource consumption while maintaining clock recovery accuracy for all tributaries.
Solution Approach 2:
The patent implements periodic action by dividing the clock recovery process into distinct time slots for different tributary signals. The single clock recovery circuit periodically switches between processing different tributaries in a cyclic manner, ensuring each receives accurate clock recovery while sharing the same hardware resource.
2Quantity of substance
If a single clock recovery circuit is shared among multiple tributary signals, then circuit resources are saved, but the complexity of managing multiple signals increases
Solution Approach 1:
The patent applies segmentation by dividing the signal processing into distinct time slots for different tributary signals. Each time slot is dedicated to a specific tributary, and the system uses frame structure segmentation to organize and manage the multiple signals systematically, reducing the complexity of managing them simultaneously.
Solution Approach 2:
The patent introduces an intermediary mechanism in the form of a unified frame structure and time slot management system that coordinates the single clock recovery circuit with multiple tributary signals. This intermediary layer simplifies the management complexity by providing a standardized interface and control mechanism.
3Quantity of substance
If time division multiplexing is used to share a single clock recovery circuit, then circuit resources are reduced, but the processing time for each signal may increase
Solution Approach 1:
The patent ensures continuity of useful action by implementing continuous time-division multiplexed processing of multiple tributary signals. The single clock recovery circuit continuously switches between different time slots without idle periods, ensuring that while individual signal processing time is divided, the overall system maintains high utilization and minimizes total processing time.
Data Source
AI summary
Disclosed are a method and a device for recovering clock data of a tributary signal in SDH, wherein the method includes that: it is to extract valid data of the signal from a time slot of each tributary in a synchronous digital hierarchy SDH frame, and store into a storage space corresponding to a time slot of each tributary in a cache; it is to recover a clock signal and a readout signal for the time slot of each tributary by means of time division multiplexing; when the readout signal for the time slot of any tributary is valid, it is to read out contents of the data from the storage space corresponding to the time slot of the tributary in the cache, and latch into a latch corresponding to the time slot; the device includes: a data extracting module, a clock recovery circuit and a data recovery module.