Second-Order Equalizer Circuit for USB-C Bandwidth Loss

Resolve Bottlenecks,
Find Innovative SolutionsGenerate Solutions

Solution Overview

Problem

The integration of USB-C receptacles in wireless communication devices introduces complex architectures with parasitic capacitance, degrading the bandwidth of high-speed data lines due to additional components like flex connectors and electrostatic discharge circuits, necessitating improved equalizer circuits to counteract this effect.

Innovation Solution

Implementing a second-order equalizer circuit with capacitors and resistors in parallel loops to cancel parasitic capacitance, enhancing bandwidth and reducing power consumption by isolating parasitic capacitance at high frequencies.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If USB-C port connector is used to provide audio and data functionality, then versatility is improved, but parasitic capacitance increases degrading bandwidth

Engineering Contradiction:

ImproveversatilityVSAvoidparasitic capacitance

Core Design Contradiction:

Adaptability or versatilityVSObject-affected harmful factors

Solution Approach 1:

The patent extracts the harmful parasitic capacitance effect from the transmission line by introducing an equalizer circuit that separates and compensates for the capacitance degradation, allowing the USB-C connector to maintain versatility while mitigating bandwidth degradation

Inventive Principle:

Principle #2Taking out (Extraction)

Solution Approach 2:

The equalizer circuit acts as an intermediary between the USB-C connector and the data lines, introducing compensating components (capacitors and resistors in parallel loops) that counteract the parasitic capacitance and restore signal integrity

Inventive Principle:

Principle #24Intermediary (Mediator)

2Adaptability or versatility

If multiple components are loaded on differential transmission data lines, then functionality is improved, but bandwidth is degraded due to parasitic capacitance

Engineering Contradiction:

ImprovefunctionalityVSAvoidbandwidth

Core Design Contradiction:

Adaptability or versatilityVSSpeed

Solution Approach 1:

The patent changes the electrical parameters of the transmission system by introducing specific capacitor and resistor values in the equalizer circuit, transforming the frequency response characteristics to compensate for bandwidth loss while maintaining multi-functionality

Inventive Principle:

Principle #35Parameter changes

3Reliability

If conventional equalizer circuit is used, then some compensation is provided, but power consumption is high and bandwidth improvement is insufficient

Engineering Contradiction:

Improvesignal qualityVSAvoidpower consumption

Core Design Contradiction:

ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent segments the equalization function into multiple parallel loops, each handling specific frequency ranges or signal components, allowing more efficient power distribution and targeted compensation that reduces overall power consumption while maintaining signal quality

Inventive Principle:

Principle #1Segmentation

Data Source

PatentUS12362717B2Second-order equalizer for high-speed data lines

Publication Date: 2025.07.15 QUALCOMM INC

AI summary

A transmission line includes an equalization circuit. The equalization circuit is a second-order equalization circuit having a first loop at a gain element and a second loop at the gain element. The first loop may include a first compensation capacitor, and the second loop may include a second compensation capacitor and a resistor. The second order equalization circuit may allow for improved performance with respect to gain as well as reduced power usage.