Self-Generating Secure Chip Using TRNG Without PUF Complexity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing methods for implanting unique IDs and hardware unique keys in chips are costly and complex, requiring strict personnel management and special designs like PUF circuits, leading to increased production costs and complexity.
Innovation Solution
A secure chip design that generates secure data using a true random number generator and control circuit without relying on PUF circuits, ensuring secure data generation through internal paths and randomness estimation, with optional adjustment processes to enhance randomness.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a PUF circuit is used to generate unique IDs and hardware unique keys, then data security is improved, but device complexity and manufacturing cost increase
Solution Approach 1:
The patent extracts the security function from the complex PUF circuit architecture and implements it using a simplified true random number generator combined with cryptographic algorithms. This separates the randomness generation function from the complex physical unclonable function circuitry, achieving the same security goal with much lower device complexity.
Solution Approach 2:
The patent replaces the physical/mechanical PUF circuit system with an electronic software-based system using true random number generators and cryptographic algorithms. This substitution eliminates the need for complex physical circuit variations while maintaining or enhancing security through software-based cryptographic operations.
2Reliability
If a PUF circuit is used to generate secure data, then uniqueness is improved, but manufacturing cost increases
Solution Approach 1:
The patent employs a true random number generator that produces inexpensive, easily replaceable random data. Unlike expensive PUF circuits that require complex manufacturing processes, the TRNG approach uses standard electronic components and software algorithms that are much cheaper to manufacture and can be regenerated if needed.
Solution Approach 2:
The patent changes the fundamental parameter from relying on physical circuit variations (PUF) to using statistical randomness properties (TRNG). This parameter change allows the use of standard manufacturing processes with well-established statistical testing methods to ensure uniqueness, dramatically reducing manufacturing costs while maintaining security.
3Reliability
If strict personnel management and high security production lines are implemented, then security of UID and HUK implantation is improved, but production cost increases
Solution Approach 1:
The patent enables the chip to generate its own secure data internally using a true random number generator and cryptographic algorithms. This self-service approach eliminates the need for external secure implantation processes, specialized personnel, and high-security production lines, as the chip autonomously generates its own unique identifiers and cryptographic keys during manufacturing.
4Reliability
If OTP memory is used to store secure data, then data security is improved, but device complexity and cost increase
Solution Approach 1:
The patent merges the random number generation function with the secure data storage function into a unified system. The true random number generator directly feeds into the storage circuit, eliminating the need for separate OTP memory structures and reducing overall device complexity while maintaining secure data storage capabilities.
Data Source
AI summary
A secure chip capable of generating secure data by itself. The secure chip can generate secure data of uniqueness without using a circuit having a physically unclonable function (PUF) that is based on process variations. The secure chip includes a true random number generator (TRNG), a control circuit, and a secure storage circuit. The TRNG is configured to output random number data to the control circuit completely via an internal path in a production verification test phase of the secure chip, wherein all the internal path is located in the secure chip. The control circuit is configured to output secure data to the secure storage circuit according to the random number data to have the secure storage circuit store the secure data.


