Secure Cross-Host Memory Sharing via Authenticator
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing cross-host memory sharing mechanisms in datacenters are insecure, as they allow untrusted datacenter vendors to infiltrate Trusted Execution Environments (TEE) by illicitly sharing memory, potentially accessing user data.
Innovation Solution
Implementing a memory sharing authenticator that authenticates hosts before allowing them to access shared memory, using passcodes or host identifiers to ensure secure cross-host memory sharing, thereby limiting untrusted fabric manager involvement.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If cross-host memory sharing is enabled without authentication, then memory sharing speed and accessibility are improved, but security is worsened as untrusted hosts can infiltrate TEE and access user data
Solution Approach 1:
The patent applies preliminary action by performing host authentication before enabling memory sharing. The authenticator verifies the host's identity and permissions in advance, ensuring that only trusted hosts can access shared memory. This prevents unauthorized access while maintaining efficient memory sharing for authenticated hosts.
Solution Approach 2:
The patent introduces an intermediary component called the authenticator that mediates between hosts and shared memory. The authenticator sits between the host and the memory sharing mechanism, verifying host credentials and controlling access permissions. This mediator enables secure memory sharing by filtering out untrusted hosts while allowing authenticated hosts to access memory efficiently.
2Object-affected harmful factors
If authentication mechanism is added to memory sharing, then security is improved by preventing unauthorized access, but device complexity increases
Solution Approach 1:
The patent applies segmentation by dividing the memory sharing system into distinct functional components: the authenticator and the memory sharing mechanism. The authenticator is separated as a dedicated security module that handles authentication independently from the memory access path. This segmentation reduces overall system complexity by modularizing the authentication function while maintaining secure memory sharing.
Solution Approach 2:
The patent implements self-service by enabling the authenticator to automatically verify host credentials and manage authentication without requiring manual intervention. The system autonomously handles authentication decisions, reducing operational complexity while maintaining strong security. The authenticator self-manages the authentication process, eliminating the need for complex manual access control mechanisms.
3Object-affected harmful factors
If authentication is performed for each memory access, then security is improved, but processing time increases
Solution Approach 1:
The patent applies preliminary action by performing authentication once before memory sharing is enabled, rather than for each individual memory access. The authenticator verifies host credentials in advance and establishes security context beforehand, allowing subsequent memory accesses to proceed without repeated authentication overhead. This significantly reduces processing time while maintaining continuous security protection.
Data Source
AI summary
Techniques for providing secure cross-host memory sharing are described herein. A memory buffer device having processing circuitry is to receive a first request from a first initiator to share a region of memory associated with the memory buffer device with a second initiator. The processing circuitry may identify a first passcode associated with the first initiator. The processing circuitry may receive a second request from the second initiator to access the region of memory. The second request includes a second passcode. The processing circuitry may authenticate the second request using the first passcode and the second passcode. Responsive to authentication of the second request, the processing circuitry may generate a mapping between a host physical address space associated with the second initiator and a physical memory address space associated with the region of memory to enable the second initiator to access the region of memory.