Secure Pooled Memory Controller for Edge Network Coherency

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Edge computing networks face challenges in providing secure, reliable, and efficient memory sharing due to constraints on power consumption, memory life, physical security, and data sharing, especially in multi-tenant and far-edge deployments where resources are scarce and vulnerable to extreme conditions.

Innovation Solution

The implementation of a remote pooled memory system that enables secure and coherent memory sharing across edge devices, utilizing a secure component library and coherency protocols like MSI, MESI, MOSI, and MOESI, with a secure pooled memory controller and caching agent to manage access and maintain data integrity over wired communication networks.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If memory sharing is enabled across edge devices, then resource utilization and data accessibility are improved, but security risks and data integrity issues worsen

Engineering Contradiction:
Improvememory sharing capabilityVSAvoiddata integrity
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent introduces a coherency controller as an intermediary component that mediates between multiple edge devices accessing shared memory. This controller manages coherency protocols (MESI, MOESI) to ensure data consistency while enabling secure memory sharing across the edge network, resolving the contradiction between accessibility and integrity

Inventive Principle:
Principle #24Intermediary (Mediator)

2Productivity

If pooled memory is implemented for multi-tenant edge networks, then resource efficiency and flexibility are improved, but power consumption and hardware constraints worsen

Engineering Contradiction:
Improveresource efficiencyVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The patent merges memory resources across multiple edge devices into a pooled memory system, allowing different edge devices to share and access memory collectively. This consolidation improves resource efficiency and flexibility while the coherency controller manages power consumption through efficient cache coherence protocols

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The system dynamically allocates and manages memory access rights based on tenant requirements and workload conditions. The coherency controller adapts cache coherence states (MESI, MOESI) in real-time to optimize power consumption while maintaining resource efficiency across varying operational conditions

Inventive Principle:
Principle #15Dynamics

3Reliability

If secure access protocols are implemented, then security and physical protection are improved, but system complexity and operational overhead worsen

Engineering Contradiction:
ImprovesecurityVSAvoidsystem complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The coherency controller serves as a dedicated intermediary that handles security protocols and access control mechanisms. By centralizing these functions, the system improves security while managing complexity through a specialized component rather than distributing it across all edge devices

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS20250021482A1Methods and apparatus to enable secure multi-coherent and pooled memory in an edge network
Publication Date: 2025.01.16 INTEL CORP
  • US20250021482A1 patent drawing
  • US20250021482A1 patent drawing
  • US20250021482A1 patent drawing

AI summary

Disclosed examples include accessing a memory access command, the memory access command identifying a memory address; determining a remote node that provides access to the memory address in a pooled memory shared by multiple nodes; and causing tunneling of the memory access command to the remote node to service the memory access command.