Secure Processor Metadata Tagging for Domain Isolation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing secure processor architectures fail to pervasively enforce context-specific usage of instructions and data, leading to security vulnerabilities due to costly context switches and inadequate access control, particularly in systems where user code interacts with kernel domains.
Innovation Solution
A secure processor design that incorporates hardware support for pervasive tagging of instructions and data with metadata, using 8-bit or variable-sized tags to enforce specific usage rules, implement protection domains, and provide secure pointers with automatic bounds checking, ensuring proper access control and isolation through a tag processing unit and control transfer validation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional ring architecture with 2-bit tagging is used to separate kernel and user domains, then domain isolation is provided, but costly context switches are required for system function access and security policy violations occur
Solution Approach 1:
The patent extends the traditional 2-bit tag to an 8-bit tag, fundamentally changing the parameter of tagging capacity. This allows for 256 distinct protection domains instead of just 4, enabling fine-grained access control without requiring costly context switches between kernel and user domains.
Solution Approach 2:
The patent segments the protection domain space into 256 distinct domains using 8-bit tags, allowing different segments of software to operate in isolated domains. This segmentation enables direct access to system functions within the same domain without requiring context switches, while maintaining security through domain boundaries.
2Reliability
If pervasive tagging of instructions and data with metadata is implemented, then context-specific usage enforcement is achieved, but processor complexity increases
Solution Approach 1:
The patent implements a universal 8-bit tagging mechanism that applies to all instructions and data throughout the processor architecture. This single tagging system serves multiple functions: enforcing access control, preventing security vulnerabilities, and managing protection domains, thereby reducing the need for multiple separate security mechanisms.
Solution Approach 2:
The tagging mechanism is automatically applied to all instructions and data by the processor hardware itself, without requiring external security management systems. The processor self-enforces access control policies through the tag processing unit, reducing the complexity of external security infrastructure.
3Reliability
If 8-bit tags are used to enforce specific usage rules and protection domains, then security vulnerabilities are prevented, but memory overhead increases
Solution Approach 1:
The patent merges the 8-bit tag with the existing instruction or data word format, integrating security metadata directly into the operational code and data structures. This combining approach allows security information to be stored alongside functional information without requiring separate dedicated storage resources.
Data Source
AI summary
A secure processor, comprising a logic execution unit configured to process data based on instructions; a communication interface unit, configured to transfer of the instructions and the data, and metadata tags accompanying respective instructions and data; a metadata processing unit, configured to enforce specific restrictions with respect to at least execution of instructions, access to resources, and manipulation of data, selectively dependent on the received metadata tags; and a control transfer processing unit, configured to validate a branch instruction execution and an entry point instruction of each control transfer, selectively dependent on the respective metadata tags.