Secure Synchronization Device Internal Clock Backup

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current synchronization devices for high-resolution laser systems face challenges in achieving precise temporal synchronization, particularly when multiple elements need to be synchronized, and are vulnerable to external clock signal failures, which can lead to system malfunctions and damage to components.

Innovation Solution

An electronic device that uses an internal clock to replace an external clock in case of malfunction, with electronic security management means to manage the system and prevent damage, including a programmable digital component and microcomputer for controlling and programming synchronization signals.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If an external clock signal is used for synchronization, then synchronization accuracy is improved, but system reliability deteriorates when the external clock fails

Engineering Contradiction:
Improvesynchronization accuracyVSAvoidsystem reliability
Core Design Contradiction:
Measurement precisionVSReliability

Solution Approach 1:

The patent implements an internal clock as a backup mechanism that is prepared in advance to compensate for external clock failures. The control unit continuously monitors the external clock signal and automatically switches to the internal clock when a malfunction is detected, ensuring continuous operation and preventing system damage.

Inventive Principle:
Principle #11Beforehand cushioning (Prior cushioning)

2Device complexity

If the system operates without an internal backup clock, then device complexity is reduced, but harmful factors increase due to uncontrolled malfunctions

Engineering Contradiction:
Improvedevice complexityVSAvoidharmful factors
Core Design Contradiction:
Device complexityVSObject-generated harmful factors

Solution Approach 1:

The control unit serves as an intermediary that manages the transition between external and internal clock signals. It monitors the external clock, detects malfunctions, and controls the switching to the internal clock, thereby preventing uncontrolled system behavior and potential damage to laser components.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Adaptability or versatility

If multiple synchronization devices are used to synchronize numerous elements, then coverage is improved, but triggering accuracy deteriorates due to internal clock variations

Engineering Contradiction:
ImprovecoverageVSAvoidtriggering accuracy
Core Design Contradiction:
Adaptability or versatilityVSMeasurement precision

Solution Approach 1:

The patent combines multiple clock functions (external clock input, internal backup clock, and control unit) into a unified synchronization device. This integration allows the system to maintain high triggering accuracy by using a single device with backup capabilities rather than multiple independent devices with potentially mismatched internal clocks.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS7643592B2Electronic device for generating secure synchronization signals
Publication Date: 2010.01.05 THALES SA
  • US7643592B2 patent drawing
  • US7643592B2 patent drawing
  • US7643592B2 patent drawing

AI summary

An electronic device for generating secure synchronization signals operating with an external clock emitting a first frequency signal is such that for very high resolution synchronization signals, the temporal accuracy of the signals is less than a nanosecond, thereby enabling different elements of a laser pulse chain to be synchronized. The device is provided with securing means having an internal clock emitting an internal clock signal oscillating at a second frequency roughly identical to the first frequency, wherein electronic security management means is arranged so that the internal clock signal replaces the external clock signal and security measures are triggered when the external clock signal is lost, thereby causing the partial or complete stop of the device to be synchronized.