Segmented Transparent Conductive Layer for Display Fan-Out Capacitance Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The fan-out region of display panels experiences increased capacitance due to residual particles, leading to signal delay and weak line defects, as these particles can cause short circuits between traces and conductive lines, affecting the reliability of the display panel.

Innovation Solution

A substrate design with a fan-out layer and a transparent conductive layer in the non-display region, where the transparent conductive layer includes pattern groups of conductive patterns arranged at intervals, alternately defined with the traces, to prevent excessive capacitance and signal delay by insulating adjacent conductive patterns.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If transparent conductive layer is formed in the fan-out region to form conductive lines, then etching balance and uniformity of pixel electrodes are improved, but residual particles adhere to the fan-out region causing increased capacitance and signal delay

Engineering Contradiction:
Improveuniformity of pixel electrodesVSAvoidsignal delay
Core Design Contradiction:
Manufacturing precisionVSReliability

Solution Approach 1:

The transparent conductive layer is segmented into isolated conductive patterns (dots or bars) arranged in an array, rather than forming continuous conductive lines. This segmentation prevents residual particles from creating continuous conductive paths that would cause short circuits and excessive capacitance, while still maintaining etching balance in the fan-out region.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent applies different structural configurations to different regions: the display region has pixel electrodes with transparent conductive layers, while the fan-out region has isolated conductive patterns. This local differentiation maintains the necessary etching balance in the fan-out region without creating the harmful effects of continuous conductive lines.

Inventive Principle:
Principle #3Local quality

2Reliability

If continuous conductive lines are formed in the fan-out region, then electrical connectivity is improved, but capacitance increases causing signal delay

Engineering Contradiction:
Improveelectrical connectivityVSAvoidsignal delay
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The continuous conductive lines are replaced with segmented conductive patterns (isolated dots or bars) in the fan-out region. This segmentation maintains local electrical connectivity functions while preventing the formation of long continuous conductive paths that would increase capacitance and cause signal delay.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The conductive structures are arranged in a two-dimensional array pattern rather than one-dimensional continuous lines. This dimensional change allows the fan-out region to maintain electrical functionality while minimizing the capacitive effects associated with long continuous conductive paths.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS10795219B2Substrate, display panel, and display device
Publication Date: 2020.10.06 HKC CORP LTD
  • US10795219B2 patent drawing
  • US10795219B2 patent drawing
  • US10795219B2 patent drawing

AI summary

The present disclosure discloses a substrate, a display panel and a display device. The substrate includes a substrate body, a fan-out layer including a plurality of traces, the plurality of traces being arranged at intervals, and a transparent conductive layer defined as a different layer from the fan-out layer. The fan-out layer is located between the substrate body and the transparent conductive layer, the transparent conductive layer includes a plurality of pattern groups, which are arranged at intervals, the pattern groups and the traces are alternately defined, the pattern group includes a plurality of conductive patterns, which are arranged at intervals.