Segmented Gate Driving Circuit for High Frame Rate Displays
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current display technologies face challenges in achieving high frame rates, especially for stereoscopic displays, as they require scanning all sub-pixels in a whole panel, leading to inefficiencies and potential issues like trailing or image retention, particularly in augmented and virtual reality applications where ultra-high frame rates are necessary for smooth image rendering.
Innovation Solution
The display apparatus is divided into multiple sub-display areas, each driven independently by a gate driving circuit, allowing for simultaneous scanning of sub-pixels within each area, thereby reducing the time required to complete a frame and increasing the frame rate. Additionally, the source driving circuit adjusts data signals based on brightness parameters to ensure uniform brightness across different areas, optimizing data transmission and reducing bandwidth requirements.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If the display apparatus scans all sub-pixels in the whole panel sequentially, then the structure remains simple, but the frame rate is limited and image artifacts like trailing occur
Solution Approach 1:
The display panel is divided into multiple sub-display areas, and the gate driving circuit is correspondingly divided into multiple gate driving sub-circuits. Each sub-display area is driven independently by its own gate driving sub-circuit, enabling parallel scanning of sub-pixels across different areas. This segmentation allows simultaneous scanning in multiple regions, significantly increasing the frame rate and eliminating trailing artifacts while maintaining manageable circuit complexity through modular design.
2Loss of time
If a single gate driving circuit drives the entire display panel, then the device complexity is low, but the time required to complete frame scanning is long
Solution Approach 1:
The gate driving circuit is segmented into multiple independent gate driving sub-circuits, each responsible for driving a specific sub-display area. This allows parallel processing of scanning operations across different sub-display areas, reducing the total frame scanning time. Each sub-circuit operates independently, enabling simultaneous scanning in multiple regions without increasing overall system complexity.
Solution Approach 2:
The patent implements dynamic frame rate adjustment where different sub-display areas can operate at different frame rates based on their specific requirements. This dynamic adaptation allows optimization of scanning time for each area while maintaining overall system efficiency and reducing total frame completion time.
3Productivity
If different sub-display areas are driven at different frame rates, then the bandwidth requirement increases, but the brightness uniformity in rotating displays deteriorates
Solution Approach 1:
Each gate driving sub-circuit is configured to output gate driving signals with adjusted duty ratios tailored to the specific requirements of its corresponding sub-display area. This local quality adjustment ensures that each area receives appropriate driving parameters to maintain uniform brightness characteristics. The source driving circuit similarly adjusts data signals based on brightness parameters specific to each sub-display area, compensating for any brightness variations and ensuring uniform overall display brightness even when different areas operate at different frame rates.
Data Source
AI summary
A display apparatus includes a display panel and a gate driving circuit. A display area of the display panel includes at least two sub-display areas, and each sub-display area of the at least two sub-display areas includes a plurality of sub-pixels. The gate driving circuit includes at least two gate driving sub-circuits in one-to-one correspondence with the at least two sub-display areas, and each gate driving sub-circuit of the at least two gate driving sub-circuits is electrically connected to a plurality of sub-pixels included in a corresponding sub-display area. Each gate driving sub-circuit is configured to receive a group of first control signals, generate a group of gate driving signals according to the group of first control signals, and output the group of gate driving signals to the plurality of sub-pixels included in the corresponding sub-display area.