Segmented SST Line Driver for Rail-to-Rail Output With Lower Power
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Efficiencies in source-series terminated (SST) segmented line driver implementations are compromised due to challenges in handling rail-to-rail output voltage and power consumption, particularly in full-duplex communications applications.
Innovation Solution
A line driver with SST driver segments that selectively switch among at least three voltage-reference levels, using switching circuitry to drive an output node faster than the baud rate, and an interface circuit to oversample digital signals, with a segment mapping circuit controlling the number of segments driving mid-levels to reduce power consumption and common-mode impedance variations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Strength
If SST driver segments switch among multiple voltage-reference levels to achieve rail-to-rail output voltage, then output voltage range is improved, but power consumption increases
Solution Approach 1:
The line driver is divided into multiple independently controllable SST driver segments. Each segment can be selectively enabled or disabled based on the required output voltage level. This segmentation allows the system to achieve rail-to-rail output voltage by activating only the necessary segments, thereby reducing overall power consumption compared to keeping all segments active.
Solution Approach 2:
The number of active SST driver segments is dynamically adjusted based on the desired output voltage level. The system transitions from a static configuration where all segments are always active to a dynamic configuration where the active segment count varies with operational requirements. This dynamic adaptation optimizes the balance between output voltage range and power consumption.
2Power
If multiple SST driver segments simultaneously drive mid-level to increase output current capability, then current drive capability is improved, but common-mode impedance variation increases
Solution Approach 1:
The system monitors the common-mode impedance and uses this feedback information to control the number of segments driving at the mid-level. When common-mode impedance variation is detected, the control logic adjusts the segment activation to maintain impedance stability. This feedback mechanism ensures that current drive capability is enhanced while keeping common-mode impedance within acceptable variations.
Solution Approach 2:
The system dynamically changes the operating parameters by adjusting the number of active mid-level driving segments based on the required output conditions. When high current drive capability is needed, more segments are activated; when impedance stability is prioritized, fewer segments drive at mid-level. This parameter adjustment resolves the contradiction between current capability and impedance stability.
3Measurement precision
If SST driver segments switch at baud rate to drive digital signals, then signal transmission accuracy is improved, but switching speed becomes insufficient for oversampling requirements
Solution Approach 1:
The SST driver segments are designed to switch at a rate faster than the baud rate, performing preliminary switching actions before the actual signal transmission requirements are met. This oversampling approach allows the driver to prepare multiple voltage states in advance, ensuring that when a signal transition is required, the segments can respond immediately with the correct voltage level, thereby maintaining signal transmission accuracy while operating at higher switching speeds.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
An example apparatus includes a line driver and an interface circuit. The line driver has a plurality of source-series terminated (SST) driver segments including switching circuitry to selectively switch among at least three voltage-reference levels to drive an output node, common to each of the SST driver segments, in response to received digital signals by switching at a rate that is faster than a baud rate characterizing the received digital signals. The interface circuit drives a transmission link, in response to a drive signal at the output node, with an analog signal representing an oversampling of the received digital signals.