Selective Gate Driving Circuit Without Programming Frame Intervals
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional gate driving circuits require a programming frame interval for selective driving and cannot support multiple high-frequency regions within a single screen due to shared VDATA and limitations in line-by-line refresh rate driving, leading to inefficient power consumption.
Innovation Solution
A TFT-based gate driving circuit that eliminates the need for a programming frame interval and controls the output waveform solely through the Output Enable (OE) signal, utilizing transistors to manage line-by-line activation and pre-charging, enabling support for multiple high-frequency regions with different driving frequencies.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by moving object
If line-by-line selective refresh rate driving is implemented, then power consumption is reduced in static image areas, but the circuit requires a programming frame interval and cannot support multiple high-frequency regions
Solution Approach 1:
The gate driving circuit is segmented into multiple independent gate driving units, each capable of autonomous operation. Each unit includes transistors configured to independently control output signals for specific line groups, eliminating the need for centralized programming control and enabling simultaneous operation in multiple high-frequency regions without requiring a programming frame interval.
Solution Approach 2:
The gate driving circuit eliminates the preliminary programming frame interval by implementing continuous autonomous operation. The circuit directly responds to input signals and generates output pulses for line groups without requiring prior programming, thereby reducing time loss and enabling immediate selective driving of multiple regions.
2Adaptability or versatility
If a programming frame interval is used for selective driving, then arbitrary line selection is enabled, but time is lost and multiple high-frequency regions cannot be supported simultaneously
Solution Approach 1:
The gate driving circuit eliminates the preliminary programming frame interval by implementing continuous autonomous operation. The circuit directly responds to input signals and generates output pulses for line groups without requiring prior programming, thereby reducing time loss and enabling immediate selective driving of multiple regions.
Solution Approach 2:
Each gate driving unit autonomously determines which line groups to activate based on input signals, eliminating the need for external programming control. The circuit self-manages the selection and activation of line groups, enabling versatile line selection without time-consuming programming intervals.
3Device complexity
If VDATA is shared across the circuit, then circuit complexity is reduced, but support for multiple high-frequency driving areas is prevented
Solution Approach 1:
The gate driving circuit is segmented into multiple independent gate driving units, each capable of autonomous operation. Each unit includes transistors configured to independently control output signals for specific line groups, eliminating the need for centralized programming control and enabling simultaneous operation in multiple high-frequency regions without requiring a programming frame interval.
Data Source
AI summary
The present invention relates to a gate driving circuit with an output selection function for arbitrary selective driving. A gate driving device capable of selective driving according to one embodiment may include: a pulse signal generation unit configured to generate a pulse signal for a line, and a gate driving unit configured to selectively control the output value for an arbitrary line. The gate driving unit may include: a first transistor configured to control the activation or deactivation of the final output signal VOUT[n], a second transistor configured to pull down an input signal corresponding to the output signal to control whether the signal is output, and a third transistor configured to maintain pre-charging of the line.


