Selective On-Die Termination for Memory Speed and Power
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Previous on-die termination (ODT) approaches in semiconductor memory devices increase input/output capacitance and power consumption, leading to decreased operational speed and efficiency in memory devices.
Innovation Solution
Implementing a system where some memory units include ODT circuitry for signal termination, while others do not, to manage input/output capacitance and power consumption, allowing for increased operational speed and reduced latency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If on-die termination (ODT) circuitry is implemented in memory units, then signal integrity is improved, but input/output capacitance increases and operational speed decreases
Solution Approach 1:
The patent applies local quality by making ODT circuitry optional and selectively implementable in specific memory units rather than universally present in all units. This allows termination to be applied locally only where signal integrity issues occur, while other memory units maintain lower capacitance and higher speed performance.
Solution Approach 2:
The patent implements dynamics by allowing the ODT circuitry to be dynamically enabled or disabled based on operational requirements. The system can adaptively activate termination in specific memory units when signal integrity is needed while keeping it inactive in others during high-speed operations, making the capacitance characteristic variable rather than fixed.
2Reliability
If on-die termination (ODT) circuitry is implemented in memory units, then signal integrity is improved, but power consumption increases
Solution Approach 1:
The patent applies local quality by enabling ODT circuitry only in specific memory units where signal integrity problems are detected, rather than in all memory units. This localized approach reduces the total power consumption of the memory device while still providing termination where needed.
Solution Approach 2:
The patent implements dynamics by allowing ODT circuitry to be dynamically activated only when signal integrity issues arise, rather than being continuously active. This dynamic enabling/disabling reduces average power consumption while maintaining signal integrity when required.
3Reliability
If all memory units include ODT circuitry, then signal integrity is maximized, but device complexity and manufacturing cost increase
Solution Approach 1:
The patent applies local quality by making ODT circuitry an optional feature that can be present in only some memory units within a package. This creates heterogeneity in the memory device architecture, where units with ODT handle signal integrity-critical operations while units without ODT provide simpler, lower-cost capacity.
Solution Approach 2:
The patent applies segmentation by dividing the memory device into distinct segments: memory units with ODT circuitry and memory units without ODT circuitry. This segmentation allows the system to distribute termination functionality across only the necessary units, reducing overall device complexity and manufacturing cost while maintaining signal integrity where needed.
Data Source
AI summary
The present disclosure includes devices, methods, and systems supporting on unit termination. A number of embodiments include a number of memory units, wherein a memory unit includes termination circuitry, and a memory unit does not include termination circuitry.