Selective Wear Leveling for Memory Arrays
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory systems apply wear leveling to the entire memory array regardless of usage, leading to unnecessary bandwidth and power consumption, especially as memory densities increase, due to the lack of targeted wear leveling strategies.
Innovation Solution
Implementing a selective wear leveling approach where only frequently accessed portions of the memory array are wear-leveled, using a controller to track access counts and selectively apply wear-leveling commands based on access frequencies, thereby reducing unnecessary wear on less accessed areas.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If wear leveling is applied to the entire memory array, then memory cell endurance is improved, but bandwidth usage and power consumption increase
Solution Approach 1:
The patent applies wear leveling selectively to specific portions of the memory array based on their access frequency rather than uniformly across the entire array. The controller identifies high-access portions and applies wear leveling only to those regions, making the wear leveling property local rather than global. This resolves the contradiction by maintaining endurance protection where needed while avoiding unnecessary power consumption in low-access areas.
Solution Approach 2:
The memory array is segmented into multiple portions with different access frequencies. The controller divides the wear leveling operation into targeted segments rather than applying it to the whole array. By segmenting the memory space and applying wear leveling only to high-access portions, the system maintains reliability where necessary while reducing overall power consumption and bandwidth usage.
2Reliability
If wear leveling is applied to the entire memory array, then memory cell endurance is improved, but system efficiency deteriorates
Solution Approach 1:
The patent implements local quality by applying wear leveling only to high-access portions of the memory array identified by the controller. This selective approach maintains memory cell endurance in critical areas while avoiding the performance overhead of processing the entire array, thus improving overall system efficiency without sacrificing reliability where it matters most.
Solution Approach 2:
The patent applies partial wear leveling action only to the extent necessary - specifically to high-access portions of the memory array. Rather than performing excessive wear leveling across the entire array, the controller applies just enough wear leveling to protect the most frequently accessed cells, improving system efficiency by eliminating redundant operations while maintaining adequate endurance protection.
3Reliability
If wear leveling is applied to the entire memory array, then memory cell endurance is improved, but bandwidth usage increases
Solution Approach 1:
The patent applies wear leveling locally to specific high-access portions of the memory array rather than globally across the entire array. The controller identifies which portions require wear leveling based on access frequency and limits the wear leveling operations to those specific regions. This reduces the quantity of memory bandwidth consumed while maintaining endurance protection where it is most needed.
Solution Approach 2:
The patent extracts the wear leveling operation from the entire memory array and applies it only to the necessary high-access portions. By taking out the wear leveling function from a global context and applying it selectively to specific portions, the system reduces bandwidth usage by eliminating unnecessary wear leveling operations in low-access areas while maintaining reliability in critical regions.
Data Source
AI summary
In an example, a portion of a memory array may be selected to be wear leveled based on how often the portion is or is to be accessed. The portion may be wear leveled.