Self-Aligned Gate Contacts With Insulator Cap Etch Stop

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As transistor gate pitches scale down, the likelihood of contact-to-gate shorts increases due to the difficulty in controlling registration and critical dimensions, leading to parasitic capacitance and performance degradation in MOS transistors.

Innovation Solution

The implementation of an insulator-cap layer atop the gate electrode and within the spacers of MOS transistors, which electrically isolates the metal gate electrode from the trench contact, reducing the risk of contact-to-gate shorts and parasitic capacitance by consuming a significant portion of the volume between spacers and using materials like silicon nitride or low-k dielectric materials.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If gate pitch is scaled down to increase transistor density, then productivity is improved, but manufacturing precision deteriorates due to difficulty in controlling registration and critical dimensions

Engineering Contradiction:
Improvetransistor densityVSAvoidregistration control and critical dimension control
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

An insulator cap layer is introduced as an intermediary structure between the gate electrode and the contact opening. This mediator provides a buffer zone that compensates for alignment variations, allowing the contact opening to be self-aligned to the gate without requiring ultra-precise registration control. The insulator cap layer absorbs the dimensional variations and prevents direct contact between the metal contact and gate electrode.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If registration control is tightened to prevent contact-to-gate shorts, then reliability is improved, but device complexity increases due to additional process constraints

Engineering Contradiction:
Improvecontact-to-gate short preventionVSAvoidprocess complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The insulator cap layer is formed on the gate electrode before the contact opening is etched. This preliminary action creates a protective structure in advance that prevents contact-to-gate shorts even if the contact opening is misaligned. By preparing this protective layer beforehand, the process eliminates the need for extremely tight registration control during subsequent steps.

Inventive Principle:
Principle #10Preliminary action

3Reliability

If critical dimension control is tightened to less than 10 nm to prevent shorts, then reliability is improved, but ease of manufacture deteriorates due to difficult process control

Engineering Contradiction:
Improvecontact alignmentVSAvoidprocess control
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The insulator cap layer enables a self-aligned contact process where the contact opening automatically aligns to the gate electrode through the etch stop function of the insulator cap, without requiring external alignment control. The structure serves itself by providing the alignment reference and stop condition, eliminating the need for complex external alignment control mechanisms.

Inventive Principle:
Principle #25Self-service

4Object-generated harmful factors

If contact opening is formed closer to gate to reduce parasitic capacitance, then electrical performance is improved, but reliability deteriorates due to increased risk of contact-to-gate shorts

Engineering Contradiction:
Improveparasitic capacitanceVSAvoidcontact-to-gate short risk
Core Design Contradiction:
Object-generated harmful factorsVSReliability

Solution Approach 1:

The space between the contact opening and gate electrode is segmented into two functional zones: the insulator cap layer region that provides electrical isolation, and the reduced-gap region that minimizes parasitic capacitance. The insulator cap layer acts as a vertical separator that maintains electrical isolation while allowing horizontal proximity, effectively dividing the isolation function from the capacitance reduction function.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentEP3096357B1Self-aligned contacts
Publication Date: 2024.03.13 INTEL CORP
  • EP3096357B1 patent drawingFigure 1A~1B
  • EP3096357B1 patent drawingFigure 2A~2C
  • EP3096357B1 patent drawingFigure 3A~3C

AI summary

A transistor comprises a substrate, a pair of spacers on the substrate, a gate dielectric layer on the substrate and between the pair of spacers, a gate electrode layer on the gate dielectric layer and between the pair of spacers, an insulating cap layer on the gate electrode layer and between the pair of spacers, and a pair of diffusion regions adjacent to the pair of spacers. The insulating cap layer forms an etch stop structure that is self aligned to the gate and prevents the contact etch from exposing the gate electrode, thereby preventing a short between the gate and contact. The insulator-cap layer enables self-aligned contacts, allowing initial patterning of wider contacts that are more robust to patterning limitations.