Self-Aligned RRAM Fabrication Using PCMO Layer
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory technologies, such as DRAM, are volatile and require power to maintain data, whereas non-volatile alternatives like RRAM face challenges in manufacturing complexity and geometry limitations due to the need for precise etching and material compatibility.
Innovation Solution
The development of self-aligned resistive random access memory (RRAM) cells using a Pr1−X CaXMnO3 (PCMO) layer between metal electrodes, where X is between 0.3 and 0.5, simplifies the manufacturing process by eliminating the need for etching and allows for smaller geometry and lower temperature processing, using materials like chromium and LNO that do not require adhesion layers.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If traditional etching and material deposition processes are used for RRAM fabrication, then precise geometry control is achieved, but manufacturing complexity increases and processing temperature requirements increase
Solution Approach 1:
The patent extracts and eliminates the etching step from the conventional RRAM fabrication process. By using a self-aligned approach where the insulator material is deposited and naturally forms alignment features, the need for separate etching processes to create aligned structures is removed, simplifying manufacturing while maintaining precision
Solution Approach 2:
The insulator material is deposited in advance with specific properties (such as forming via holes or trenches) that pre-establish the alignment for subsequent PCMO layer deposition. This preliminary structuring of the insulator eliminates the need for complex etching alignment procedures later in the process
2Adaptability or versatility
If conventional memory fabrication processes are used, then existing manufacturing capabilities are maintained, but additional processing steps and higher temperatures are required
Solution Approach 1:
The patent changes the processing temperature parameter by using materials and processes that operate at lower temperatures than conventional RRAM fabrication. This allows integration into existing manufacturing lines without requiring high-temperature processing equipment, improving productivity while maintaining compatibility
Solution Approach 2:
The insulator material serves as an intermediary layer that enables the self-aligned formation of the PCMO resistive element. This intermediary structure facilitates the integration of the new low-temperature process with existing manufacturing capabilities by providing a bridge between the substrate and the active memory element
3Reliability
If adhesion layers are added to ensure material bonding, then reliability of material interfaces is improved, but device complexity and manufacturing steps increase
Solution Approach 1:
The patent employs materials (such as chromium and LNO) that possess inherent self-adhesion properties, allowing them to bond directly to the insulator and electrode materials without requiring separate adhesion promoter layers. The materials serve their own adhesion function, eliminating additional complexity while maintaining interface reliability
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach results in a low-cost, high-density solid-state memory device with improved storage capacity and reduced manufacturing complexity, enabling the formation of interconnected wafer structures with additional memory layers without damaging existing elements.
Implementation Method 1
depositing a Pr1−X CaXMnO3 (PCMO) layer above the insulator and the metal portions
Data Source
AI summary
Systems and methods are disclosed to form a resistive random access memory (RRAM) by forming a first metal electrode layer; depositing an insulator above the metal electrode layer and etching the insulator to expose one or more metal portions; depositing a Pr1-X CaXMnO3 (PCMO) layer above the insulator and the metal portions, wherein X is between approximately 0.3 and approximately 0.5, to form one or more self-aligned RRAM cells above the first metal electrode; and depositing a second metal electrode layer above the PCMO layer.