Self-Biased Power Switch Circuit for Transient Isolation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Designing power transistors to prevent inadvertent activation during transient events that breach electrical isolation between power supply domains is challenging, particularly due to parasitic capacitance coupling that can inadvertently turn the transistor on when it should be off.
Innovation Solution
Implementing power switching circuitry with a power switch, diode, pull-down circuit, voltage clamping circuit, current discharge circuit, and clamp disabling circuit to maintain the transistor in an off state during transient events, using a self-biased configuration that includes a pull-down transistor with a lower voltage rating than the power transistor.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Power
If a power MOSFET is used to provide electrical isolation between two power supply terminals, then power delivery capability is improved, but the risk of inadvertent activation increases due to parasitic capacitance coupling during transient events
Solution Approach 1:
The pull-down circuit is activated in advance to counteract the harmful effect of parasitic capacitance coupling before it can cause inadvertent transistor activation. During transient events, the pull-down circuit preemptively maintains the gate voltage at a safe level, preventing the harmful activation that would otherwise occur due to capacitive coupling between drain and gate terminals.
Solution Approach 2:
The pull-down circuit acts as an intermediary element between the power MOSFET gate and ground, providing a controlled path to manage gate voltage during transient events. This intermediary circuit includes a pull-down transistor and resistor that work together to counterbalance the parasitic capacitance effects without directly modifying the power MOSFET structure.
2Reliability
If protection circuits are added to prevent inadvertent activation, then reliability is improved, but circuit complexity and area increase
Solution Approach 1:
The protection circuit is designed to be self-regulating, using the existing transient event conditions to automatically activate the pull-down mechanism. The circuit monitors its own operating conditions and activates protection only when needed, eliminating the need for external control signals or complex sensing circuits while maintaining reliability during transient events.
Solution Approach 2:
The pull-down transistor is configured with specific voltage rating parameters that change its operation based on the transient event conditions. By carefully selecting the voltage rating of the pull-down transistor to be lower than the main power transistor, the circuit automatically activates protection only when voltage exceeds safe levels, providing simple parameter-based control without complex logic.
3Reliability
If a pull-down circuit is added to maintain the transistor in an off state during transient events, then electrical isolation is improved, but area overhead increases
Solution Approach 1:
The pull-down circuit provides only the minimal necessary protection by using a resistor with specific resistance value that creates sufficient pull-down current during transients without requiring strong continuous actuation. This partial action approach uses just enough protection capability to counteract parasitic capacitance effects, avoiding excessive circuit strength that would require larger components and more area.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
Ensures the power switch remains off during transient events, providing electrical isolation with minimal area overhead by preventing parasitic capacitance activation and ensuring zero DC current is sunk from power supplies.
Implementation Method 1
a diode coupled between the first and second terminals of the power switch
Implementation Method 2
parasitic capacitance coupling that can inadvertently turn the transistor on
Data Source
AI summary
Power switching circuitry is provided that includes a power switch having a first terminal coupled to a first power domain and having a second terminal coupled to a second power domain, a diode coupled between the first and second terminals of the power switch, and a pull-down circuit coupled between the second terminal of the power switch and a gate terminal of the power switch. The pull-down circuit can be a pull-down transistor. The power switching circuitry can further include a feedforward resistor coupled between the first terminal of the power switch and a gate terminal of the pull-down transistor. The power switching circuitry can further include a voltage clamping circuit configured to limit a voltage at the gate terminal of the pull-down transistor and an additional transistor configured to selectively disable the voltage clamping circuit.


