Self-Clocked A/D Converter for Jitter-Resistant Precision

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional A/D converters face challenges in maintaining conversion precision due to the influence of duty and jitter in external operation clock signals, leading to inadequate comparison periods and increased power consumption.

Innovation Solution

An A/D converter with an integrated clock generator circuit that generates operation clock signals using a start signal, eliminating the need for an external clock oscillator and optimizing clock specifications for high-speed, low-power operation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If an external operation clock signal is used to drive the A/D converter, then the converter can operate, but the conversion precision deteriorates due to duty and jitter in the external clock signal

Engineering Contradiction:
Improveconversion precisionVSAvoidduty and jitter of external clock signal
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The patent extracts the clock signal generation function from the external environment and relocates it inside the A/D converter through an integrated clock generator circuit. This eliminates the harmful duty and jitter characteristics of external clock signals by generating a clean internal clock signal that is independent of external variations.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The clock generator circuit acts as an intermediary between the external environment and the internal conversion circuits. It receives external control signals but generates its own clock signal, mediating the harmful effects of external clock variations while maintaining necessary external controllability.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Measurement precision

If the comparison period is extended to improve conversion precision, then precision improves, but the operation speed deteriorates

Engineering Contradiction:
Improveconversion precisionVSAvoidoperation speed
Core Design Contradiction:
Measurement precisionVSSpeed

Solution Approach 1:

The patent changes the parameter of clock signal characteristics (frequency, duty cycle, phase) dynamically to optimize both comparison period duration and operation speed. By generating an internal clock with optimized parameters rather than using a fixed external clock, the system achieves sufficient comparison time without sacrificing overall operation speed.

Inventive Principle:
Principle #35Parameter changes

3Use of energy by moving object

If the A/D converter uses an external clock oscillator, then clock signals are available, but power consumption increases

Engineering Contradiction:
Improvepower consumptionVSAvoidexternal clock oscillator requirement
Core Design Contradiction:
Use of energy by moving objectVSDevice complexity

Solution Approach 1:

The patent merges the clock generator function with the A/D converter by integrating a clock generator circuit inside the converter. This consolidation eliminates the need for a separate external clock oscillator, reducing overall power consumption and device complexity while maintaining necessary clock signal generation capabilities.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The A/D converter becomes self-sufficient by generating its own clock signal through the integrated clock generator circuit. This self-service approach eliminates dependence on external clock sources, reducing both power consumption and system complexity.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS7986256B2A/D converter
Publication Date: 2011.07.26 SOCIONEXT INC
  • US7986256B2 patent drawing
  • US7986256B2 patent drawing
  • US7986256B2 patent drawing

AI summary

An external input operation clock signal is required for operating a conventional A/D converter, and the performance of the A/D converter is undesirably determined by the characteristics of the external input operation clock. A clock generator circuit for automatically generating an operation clock is provided inside an A/D converter to make the A/D converter require no external input operation clock. Further, a circuit for detecting the operation times of the constituents of the A/D converter is provided to generate a clock with which the A/D converter is optimally operated, thereby realizing high-speed operation and low power consumption.