Semiconductor Structure With Backside Power Routing for Dense SRAM
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increasing complexity and density of integrated circuits (ICs) lead to higher power dissipation and routing challenges, particularly in semiconductor devices like SRAM, due to the scaling down of metal lines, which affects processing efficiency and performance.
Innovation Solution
The method involves transferring part of the metal layers to the wafer back-side, reducing routing loading and improving circuit density by moving power lines to the backside of the SRAM device, thereby optimizing metal conductor RC performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If metal lines are scaled down to increase functional density, then the number of interconnected devices per chip area increases, but power dissipation increases and routing complexity increases
Solution Approach 1:
The patent transfers power routing from the front surface to the backside of the wafer, utilizing the third dimension (depth/thickness) to resolve the contradiction. By moving power lines to the backside, the invention reduces routing loading and power dissipation on the front surface while maintaining high functional density, effectively adding a spatial dimension to the routing architecture.
2Productivity
If metal lines are scaled down to increase functional density, then the number of interconnected devices per chip area increases, but routing complexity increases
Solution Approach 1:
The invention utilizes the backside of the wafer as an additional routing dimension, separating power routing from signal routing in the vertical dimension. This spatial separation reduces routing complexity on the front surface by moving power lines to the backside, where they can be routed independently without interfering with dense front-surface interconnects.
Solution Approach 2:
The patent segments the routing function by separating power routing from signal routing in space. Power lines are routed on the backside while signal lines remain on the front surface, dividing the complex routing task into simpler, independent segments that can be optimized separately.
3Productivity
If power lines are routed on the front surface with high functional density, then connectivity is achieved, but metal conductor RC performance deteriorates
Solution Approach 1:
The invention moves power routing to the backside dimension of the wafer, creating sufficient spatial separation between power lines and high-density front-surface circuits. This dimensional separation reduces capacitive coupling and resistance effects, thereby improving metal conductor RC performance while maintaining high functional density on the front surface.
Data Source
AI summary
A semiconductor structure includes a first transistor, a second transistor, and a third transistor. A bit line is vertically above and electrically connected to the first transistor. A word line is vertically above and electrically connected to the first transistor. A first power line is vertically below and electrically connected to the second transistor. A second power line is electrically connected to the third transistor.