Semiconductor Constructions Bitline Protection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As integrated circuit fabrication increases in complexity, electrical shorting between adjacent regions becomes a significant challenge, necessitating new methods to protect conductive materials during the fabrication of highly integrated devices like DRAM arrays.
Innovation Solution
The method involves forming isolation regions and using insulative materials to protect conductive bitline interconnects and capacitor constructions within the semiconductor substrate, ensuring that the conductive materials are shielded and isolated from potential short circuits during the fabrication process.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If integration density is increased to improve device functionality, then device complexity and the risk of electrical shorting increase
Solution Approach 1:
A sacrificial insulative material layer is introduced as an intermediary between conductive bitline interconnects and capacitor constructions during fabrication. This temporary layer prevents electrical shorting during the fabrication process and is subsequently removed to allow proper device operation, thus enabling higher integration density without compromising reliability.
Solution Approach 2:
The sacrificial insulative material is applied in advance before potential shorting can occur during fabrication. This preliminary protective action shields conductive materials from damage during subsequent processing steps, allowing the device structure to be formed with higher integration density while maintaining electrical integrity.
2Reliability
If conductive materials are protected using insulative materials, then manufacturing complexity increases
Solution Approach 1:
The sacrificial insulative material is designed to be removable through selective etching processes, effectively 'disappearing' after serving its protective function. This approach adds minimal permanent complexity to the device structure while providing necessary protection during fabrication, as the sacrificial material is temporarily introduced and then completely removed.
Data Source
AI summary
The invention includes a method in which a semiconductor substrate is provided to have a memory array region, and a peripheral region outward of the memory array region. Paired transistors are formed within the memory array region, with such paired transistors sharing a source/drain region corresponding to a bitline contact location, and having other source/drain regions corresponding to capacitor contact locations. A peripheral transistor gate is formed over the peripheral region. Electrically insulative material is formed over the peripheral transistor gate, and also over the bitline contact location. The insulative material is patterned to form sidewall spacers along sidewalls of the peripheral transistor gate, and to form a protective block over the bitline contact location. Subsequently, capacitors are formed which extend over the protective block, and which electrically connect with the capacitor contact locations. The invention also includes semiconductor constructions.