Semiconductor Cache Latch Initialization Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Initializing a large number of latches in semiconductor devices to a program-inhibited state can cause a surge in current consumption, leading to peak current and potential erroneous operations due to sudden power drops.

Innovation Solution

The semiconductor device includes a control circuit that initializes cache latches of read/write circuits in groups corresponding to addresses before data input, using an initialization control unit to manage cache reset signals and stagger the initialization of remaining latches, thereby reducing peak current consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If a large number of latches are initialized at the same time, then the initialization speed is improved, but current consumption surges instantaneously causing peak current

Engineering Contradiction:
Improveinitialization speedVSAvoidcurrent consumption
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

The patent divides the latch initialization process into multiple groups that are initialized sequentially rather than simultaneously. Each group of latches is initialized in a separate time slot, which spreads out the current consumption over time and prevents instantaneous peak current while maintaining reasonable initialization speed.

Inventive Principle:
Principle #1Segmentation

2Reliability

If a large number of latches are initialized at the same time, then the initialization completeness is improved, but electrical characteristics deteriorate due to power drop

Engineering Contradiction:
Improveinitialization completenessVSAvoidpower drop
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

By segmenting the latch initialization into multiple groups executed sequentially, the patent ensures all latches are eventually initialized (maintaining completeness) while limiting the number of latches initialized in each time slot, thereby preventing significant power drops that would harm electrical characteristics.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent employs periodic initialization of latch groups, where each group is initialized in successive time slots. This periodic approach ensures complete initialization over time while controlling the instantaneous load to prevent power drops and maintain stable electrical characteristics.

Inventive Principle:
Principle #19Periodic action

3Quantity of substance

If a large number of latches are initialized at the same time, then the initialization coverage is improved, but erroneous operations occur due to peak current

Engineering Contradiction:
Improvenumber of initialized latchesVSAvoidoperational correctness
Core Design Contradiction:
Quantity of substanceVSReliability

Solution Approach 1:

The patent segments the large number of latches into multiple smaller groups that are initialized sequentially. This ensures that all latches receive proper initialization (maintaining quantity) while avoiding the peak current conditions that cause erroneous operations, thus preserving reliability.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS9032108B2Semiconductor device and method of operating the same
Publication Date: 2015.05.12 SK HYNIX INC
  • US9032108B2 patent drawing
  • US9032108B2 patent drawing
  • US9032108B2 patent drawing

AI summary

A semiconductor device includes a memory block including memory cells coupled to bit lines, read/write circuits each including cache latch suitable for temporarily storing data to be stored in the memory cells, wherein the read/write circuits are divided into a plurality of groups and perform a program operation to store the data in the memory cells coupled to the bit lines, and an initialization control unit suitable for initializing the cache latches of the read/write circuits of a group corresponding to the address before the data is input to the cache latches, when a program command and an address are input.