Semiconductor Capacitor Y-Shaped Base Structural Stability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As capacitors in semiconductor fabrication increase in height and decrease in size, their aspect ratio rises, leading to instability and potential collapse or twist, resulting in poor yield rates.

Innovation Solution

A method for fabricating semiconductor devices with a Y-shaped or U-shaped conductive pattern base, which includes forming a substrate with a preliminary pattern, creating openings, depositing a dielectric layer, and forming a conductive pattern with an upper portion extending from the substrate and a lower portion buried in the substrate, enhancing structural stability and capacitance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If the height of capacitors increases and the size of the memory array shrinks, then the capacitance increases, but the aspect ratio rises causing instability and collapse

Engineering Contradiction:
ImprovecapacitanceVSAvoidstructural stability
Core Design Contradiction:
Quantity of substanceVSReliability

Solution Approach 1:

The conductive pattern is divided into multiple segments: an upper portion extending upwardly from the substrate, a middle portion, and a lower portion buried in the conductive portion. This segmentation creates a distributed structure that reduces stress concentration and prevents catastrophic collapse, while maintaining the required capacitance through increased surface area.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The conductive pattern employs an asymmetric Y-shaped or U-shaped configuration where the lower portion is wider and more embedded in the substrate compared to the upper portion. This asymmetric design provides a broader base for structural support while maintaining the electrical functionality, effectively lowering the aspect ratio's negative impact.

Inventive Principle:
Principle #4Asymmetry

2Quantity of substance

If the height of capacitors increases, then the capacitance increases, but the capacitor may twist or collapse leading to poor yield rate

Engineering Contradiction:
ImprovecapacitanceVSAvoidyield rate
Core Design Contradiction:
Quantity of substanceVSProductivity

Solution Approach 1:

The lower portion of the conductive pattern is pre-formed to be buried in the conductive portion of the substrate before the upper portion is completed. This preliminary action creates a stable foundation that prevents twisting and collapse during subsequent processing steps, ensuring high yield rates while achieving the required capacitance.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The etch stop pattern serves as an intermediary structure between the upper and lower portions of the conductive pattern. It provides mechanical support and structural transition, preventing direct stress transmission that could cause collapse, thereby maintaining both capacitance and yield rate.

Inventive Principle:
Principle #24Intermediary (Mediator)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The Y-shaped or U-shaped structure improves the structural stability of capacitors, preventing deformation and increasing the contact area, thereby enhancing capacitance and yield rates.

Implementation Method 1

performing a dry etching process to form a hole in the conductive portion

Methodology Applied
Scientific EffectDry etching:

Implementation Method 2

depositing a conductive pattern over the sidewall of the opening and in the hole

Methodology Applied
Scientific EffectDeposition: Deposition (physical)

Data Source

PatentUS11164874B2Semiconductor device and method for fabricating the same
Publication Date: 2021.11.02 XIA TAI XIN SEMICON QING DAO LTD
  • US11164874B2 patent drawing
  • US11164874B2 patent drawing
  • US11164874B2 patent drawing

AI summary

A method for fabricating a semiconductor device is provided. The method includes the actions of: providing a substrate comprising a preliminary pattern formed thereon; forming an opening through the preliminary pattern to expose a conductive portion in the substrate; forming a dielectric layer on a sidewall of the opening; performing a dry etching process to form a hole in the conductive portion; removing the dielectric layer; and depositing a conductive pattern over the sidewall of the opening and in the hole.