Semiconductor Apparatus Channel Select Pad Configuration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor testing methods are inefficient as they require a limited number of lines for coupling, limiting the number of semiconductor apparatuses that can be tested simultaneously, which hampers mass production efficiency.
Innovation Solution
A semiconductor apparatus configuration that includes multiple channel select and clock enable pads, allowing for selective activation of data storage areas using shared signals and inverting units to manage signal inputs from a test device, enabling efficient testing of multiple semiconductor apparatuses.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If a limited number of lines are used for coupling semiconductor apparatuses to test devices, then the device complexity is reduced, but the productivity decreases because fewer apparatuses can be tested simultaneously
Solution Approach 1:
Multiple data storage areas share common channel select pads and clock enable pads. Specifically, eight data storage areas share four channel select pads and four clock enable pads, allowing multiple areas to be controlled by fewer external lines. This merging of control resources reduces the number of coupling lines needed while maintaining the ability to test multiple apparatuses simultaneously.
Solution Approach 2:
The channel select pads and clock enable pads serve multiple functions by being shared across different data storage areas. Each pad can control multiple storage areas through combinatorial logic, making the testing system universal and adaptable to different testing configurations without requiring dedicated lines for each storage area.
2Ease of manufacture
If the number of pads is reduced for efficient testing, then the ease of manufacture is improved, but the adaptability decreases in controlling individual data storage areas
Solution Approach 1:
The control signals are segmented into channel select signals and clock enable signals, where channel select signals identify which data storage area to access and clock enable signals control when data is read or written. This segmentation allows precise control over individual storage areas using fewer pads, as each pad type handles a specific aspect of the control function.
Solution Approach 2:
The control mechanism uses a two-dimensional addressing scheme combining channel select lines and clock enable lines. By using the combination of these two signal dimensions, the system can selectively activate any of the eight data storage areas with fewer pads than would be required for direct one-to-one control, thus improving ease of manufacture while maintaining adaptability.
Data Source
AI summary
A semiconductor apparatus may include: a data storage group including first to eight data storage areas; a first channel select pad configured to transmit a first channel select signal to the first and third data storage areas; a second channel select pad configured to transmit a second channel select signal to the second and fourth data storage areas; a third channel select pad configured to transmit the first channel select signal to the sixth and eighth data storage areas; a fourth channel select pad configured to transmit the second channel select signal to the fifth and seventh data storage areas; a first clock enable pad configured to transmit a first clock enable signal to the first and third data storage areas; a second clock enable pad configured to transmit a second clock enable signal to the second and fourth data storage areas; a third clock enable pad configured to transmit the first clock enable signal to the fifth and seventh data storage areas; and a fourth clock enable pad configured to transmit the second clock enable signal to the sixth and eighth data storage areas.