Non-destructive Semiconductor Charge Trapping Assessment
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional methods for assessing the quality of semiconductor structures with charge trapping layers for radiofrequency devices are time-consuming, destructive, and require RF device fabrication, leading to delayed feedback and significant throughput and yield losses in wafer manufacturing.
Innovation Solution
A method involving illumination to generate charge carriers in semiconductor structures with a charge trapping layer, measuring electrostatic parameters such as capacitance or voltage potential differences to assess the quality of the structure without fabricating RF devices, allowing for quick, non-destructive evaluation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If conventional RF device fabrication methods are used to assess charge trapping efficiency, then measurement reliability is improved, but manufacturing time is significantly increased and throughput is reduced
Solution Approach 1:
The patent extracts the charge trapping efficiency measurement from the complete RF device fabrication process. By using a simplified test structure that isolates the charge trapping layer assessment from full device manufacturing, the method obtains reliable measurements without requiring complete RF device fabrication, thereby reducing manufacturing time and increasing throughput while maintaining measurement accuracy
Solution Approach 2:
The patent performs charge trapping efficiency measurements at intermediate stages during wafer fabrication, before completing the full RF device manufacturing process. This preliminary assessment allows for early quality verification and feedback, preventing wasted time on defective wafers and enabling earlier process adjustments
2Measurement precision
If RF device fabrication is required for quality assessment, then measurement accuracy is improved, but device complexity and manufacturing steps are increased
Solution Approach 1:
The patent segments the quality assessment process from the complete RF device fabrication. By creating a dedicated test structure that contains only the essential elements for charge trapping measurement (test electrodes and charge trapping layer) without requiring full RF device components, the method achieves accurate quality assessment with reduced fabrication complexity
Solution Approach 2:
The patent uses a simplified test structure that copies only the critical features needed for charge trapping assessment rather than fabricating complete RF devices. This test structure includes essential elements like the charge trapping layer and measurement electrodes, providing sufficient measurement accuracy without the complexity of full device fabrication
3Reliability
If complete RF device manufacturing is performed for feedback, then quality control reliability is improved, but productivity and yield are reduced due to delayed feedback
Solution Approach 1:
The patent performs quality assessment at intermediate fabrication stages before completing full RF device manufacturing. This preliminary measurement provides early feedback on charge trapping efficiency, allowing for timely process adjustments and preventing progression of defective wafers through subsequent manufacturing steps, thereby maintaining quality control reliability while improving productivity
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables fast, non-destructive assessment of charge trapping efficiency, reducing manufacturing delays and improving yield by providing immediate feedback on wafer quality, correlating well with RF device performance and polysilicon deposition conditions.
Implementation Method 1
The structure is illuminated to generate charge carriers in the semiconductor structure
Data Source
AI summary
Methods for assessing the quality of a semiconductor structure having a charge trapping layer to, for example, determine if the structure is suitable for use as a radiofrequency device are disclosed. Embodiments of the assessing method may involve measuring an electrostatic parameter at an initial state and at an excited state in which charge carriers are generated.