Semiconductor Contact Hole Fabrication via Multi-Layer Mask Segmentation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current methods for fabricating semiconductor devices face challenges in forming highly integrated fine patterns with small widths and pitches, which is essential for integrating multiple devices on a small area.
Innovation Solution
A method involving the formation of a substrate with active regions, conductive layers, and multiple mask layers, where hardmask layers and upper mask patterns are used to expose portions of the conductive layer, allowing for the creation of contact holes and contacts that are electrically connected to the active regions, enabling the formation of highly integrated semiconductor devices with precise pattern formation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If conventional fabrication methods are used, then manufacturing process is simpler, but manufacturing precision deteriorates and cannot form highly integrated fine patterns
Solution Approach 1:
The fabrication process is divided into multiple sequential stages: forming lower mask patterns, forming hardmask layers with island shapes, forming upper mask patterns, and performing multiple etching steps. Each stage creates progressively finer patterns, with the lower mask patterns serving as a foundation for the more precise upper mask patterns and hardmask layers.
Solution Approach 2:
The patent introduces multiple vertical layers (lower mask layer, hardmask layers, upper mask patterns) stacked on top of each other. This vertical stacking allows for complex 3D pattern formation where each layer contributes to the final high-precision pattern, transforming a 2D patterning problem into a 3D solution space.
2Productivity
If pattern widths and pitches are reduced to integrate more devices, then integration density improves, but manufacturing precision requirements increase
Solution Approach 1:
The patterning process is segmented into multiple steps where lower mask patterns define broader regions, and upper mask patterns with island shapes define the final fine contact hole positions. This segmentation allows each step to work at an appropriate scale, with the upper mask patterns achieving the required sub-micron precision for high-density integration.
Solution Approach 2:
The lower mask patterns are formed first as a preliminary structure that guides the subsequent formation of hardmask layers and upper mask patterns. This preliminary action establishes the spatial framework that enables precise positioning of the final fine patterns, making the high-precision patterning more achievable.
3Manufacturing precision
If multiple mask layers are formed to achieve fine patterns, then manufacturing precision improves, but device complexity increases
Solution Approach 1:
The lower mask patterns serve multiple functions: they act as a foundation for hardmask layer formation, provide spatial guidance for upper mask pattern alignment, and serve as a reference structure throughout the etching process. This multi-functionality reduces the need for additional dedicated layers, managing complexity while maintaining precision.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This method effectively forms highly integrated semiconductor devices with precise pattern formation, enabling the integration of multiple devices on a small area by creating contact holes and contacts that are electrically connected, thus enhancing the integration density and performance of semiconductor devices.
Implementation Method 1
etching the exposed portions of the lower mask layer to expose portions of the conductive layer, the exposed portions of the conductive layer each having an island shape; and etching the exposed portions of the conductive layer to form a plurality of contact holes
Data Source
AI summary
The present inventive concepts provide methods for fabricating semiconductor devices. The method may comprise providing a substrate, stacking a conductive layer and a lower mask layer on the substrate, forming a plurality of hardmask layers each having an island shape on the lower mask layer, forming a plurality of upper mask patterns having island shapes arranged to expose portions of the lower mask layer, etching the exposed portions of the lower mask layer to expose portions of the conductive layer, and etching the exposed portions of the conductive layer to form a plurality of contact holes each exposing a portion of the substrate.