Semiconductor Control Circuit for Data Management

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current semiconductor devices lack effective management mechanisms for data in memory devices, particularly in configurations using 2.5-dimensional and 3-dimensional mounting techniques with through-silicon via (TSV) technology, limiting data processing efficiency and storage management.

Innovation Solution

The semiconductor device incorporates a control circuit with multiple buses and external terminals to facilitate data management, including a first bus for data processing and memory interaction, a second bus for external communication, and a third bus for control signal transmission, enabling enhanced data management and storage operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If a 2.5-dimensional or 3-dimensional mounting technique with TSV is used to integrate memory device and data processing device in the same semiconductor package, then the bandwidth and data transfer speed are improved, but the complexity of data management and control increases

Engineering Contradiction:
Improvedata transfer speedVSAvoiddata management complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

A management circuit is introduced as an intermediary component between the data processing device and memory device. This management circuit handles the complex data management tasks including address translation, data routing, and coordination between multiple memory stacks and processing units, thereby resolving the contradiction by absorbing management complexity into a dedicated intermediary component while maintaining high data transfer speeds through the TSV interconnects

Inventive Principle:
Principle #24Intermediary (Mediator)

2Adaptability or versatility

If multiple buses are provided for data processing, external communication, and control functions, then the data management capability is improved, but the device complexity increases

Engineering Contradiction:
Improvedata management capabilityVSAvoidbus structure complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The management circuit is designed with multi-functional capabilities that allow it to handle various data management tasks through a unified interface. It can perform address translation, data routing, control signal generation, and coordination functions across different bus types (first bus for data processing, second bus for external communication, third bus for control), thereby providing versatile data management capability while reducing overall system complexity by consolidating multiple specialized circuits into one universal management component

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS11126373B2Semiconductor device and data processing system
Publication Date: 2021.09.21 RENESAS ELECTRONICS CORP
  • US11126373B2 patent drawing
  • US11126373B2 patent drawing
  • US11126373B2 patent drawing

AI summary

A technique is provided which can facilitate management of data in a memory device in a semiconductor device including the memory device and a data processing device. The semiconductor device includes a first external terminal, a second external terminal, a data processing device, and a memory device. The semiconductor device further includes a first bus coupled between the data processing device and the memory device, a second bus coupled between the data processing device and the second external terminal, a third bus coupled to the first external terminal, and a control circuit coupled to the first bus and the third bus. The control circuit has a management function of the memory device using the third bus.