Semiconductor Control Signal Path Equalization for Timing Skew
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In semiconductor memory apparatuses, time skew occurs between data and control signals due to differing wiring structures, leading to difficulties in accurately compensating for this skew while increasing power consumption with existing delay circuits.
Innovation Solution
A semiconductor apparatus with a peripheral circuit region and a memory region, featuring data lines and control signal lines configured to equalize the time required for data and control signal transfer to unit memory blocks, using first and second control signal lines that diverge and switch accordingly during write and read operations to synchronize data and control signals.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If delay circuits are used to compensate for time skew between data and control signals, then timing synchronization is improved, but power consumption increases
Solution Approach 1:
The patent extracts and removes the delay circuits from the system entirely. Instead of using traditional delay circuits to compensate for time skew, the invention redesigns the control signal line wiring structure itself to inherently provide equalized signal paths, thereby eliminating the need for separate delay compensation components and reducing power consumption.
Solution Approach 2:
The control signal lines are segmented into multiple paths (first control signal lines and second control signal lines) with different wiring structures. The first control signal lines extend to the farthest unit memory block, while the second control signal lines diverge toward closer unit memory blocks. This segmentation allows each path to be optimized for its specific distance, achieving overall timing synchronization without requiring active delay circuits.
2Adaptability or versatility
If different wiring structures are used for data lines and control signal lines, then routing flexibility is improved, but time skew between data and control signals occurs
Solution Approach 1:
The patent applies local quality by creating different control signal line configurations for different locations. Unit memory blocks are divided into two groups: those connected via first control signal lines (extending to the farthest block) and those connected via second control signal lines (diverging toward closer blocks). Each local group receives control signals through wiring optimized for its specific distance from the peripheral circuit region, achieving both routing flexibility and timing synchronization.
Data Source
AI summary
A semiconductor apparatus including: a peripheral circuit region and a memory region including a plurality of unit memory blocks coupled to the peripheral circuit region through data lines and control signal lines. The control signal lines having a path configuration configured to equalize a value corresponding to a difference between times required for transferring data from the peripheral circuit region to the plurality of unit memory blocks with another value corresponding to a difference between times required for transferring control signals related to data input/output from the peripheral circuit region to the plurality of unit memory blocks to substantially a same value.